Manuscript version: Author’s Accepted Manuscript
The version presented in WRAP is the author’s accepted manuscript and may differ from the published version or Version of Record.

Persistent WRAP URL:
http://wrap.warwick.ac.uk/112605

How to cite:
Please refer to published version for the most recent bibliographic citation information. If a published version is known of, the repository item page linked to above, will contain details on accessing it.

Copyright and reuse:
The Warwick Research Archive Portal (WRAP) makes this work by researchers of the University of Warwick available open access under the following conditions.

Copyright © and all moral rights to the version of the paper presented here belong to the individual author(s) and/or other copyright owners. To the extent reasonable and practicable the material made available in WRAP has been checked for eligibility before being made available.

Copies of full items can be used for personal research or study, educational, or not-for-profit purposes without prior permission or charge. Provided that the authors, title and full bibliographic details are credited, a hyperlink and/or URL is given for the original metadata page and the content is not changed in any way.

Publisher’s statement:
Please refer to the repository item page, publisher’s statement section, for further information.

For more information, please contact the WRAP Team at: wrap@warwick.ac.uk.
Impact of the Gate Oxide Reliability of SiC MOSFETs on the Junction Temperature Estimation Using Temperature Sensitive Electrical Parameters

Jose Ortiz Gonzalez  
School of Engineering  
University of Warwick  
Coventry, United Kingdom  
j.a.ortiz-gonzalez@warwick.ac.uk

Olayiwola Alatise  
School of Engineering  
University of Warwick  
Coventry, United Kingdom  
o.alatise@warwick.ac.uk

Abstract— Bias temperature instability (BTI) is more problematic in SiC power MOSFETs due to the occurrence of higher interface state traps and fixed oxide traps compared to traditional silicon MOS interfaces where there are no carbon atoms degrading the atomically smooth Si/SiO₂ interface. The use of temperature sensitive electrical parameters (TSEPs) for measuring the junction temperature and enabling health monitoring based on junction temperature identification is a promising technique for increasing the reliability of power devices, however in the light of increased BTI in SiC devices, this must be carefully assessed. This paper evaluates how BTI of SiC power MOSFETs under high temperature gate bias stresses affects the electrical parameters used as TSEPs and its impact on condition monitoring.

Keywords— SiC MOSFET, BTI, Junction Temperature, Gate Oxide, Reliability

I. INTRODUCTION

For voltages over 600 V, silicon carbide (SiC) power devices are now widely and commercially available. Due to the material properties they are able to operate at higher temperature, block higher voltages, exhibit lower on-state resistances and switch faster compared with their silicon counterparts [1], hence SiC power devices are an attractive option for several applications, like railway traction, uninterrupted power supplies and medium voltage power conversion. However, there are reliability concerns regarding the use of SiC power devices which are impeding the adoption of SiC in applications where a high reliability is required.

In the case of SiC power devices and modules, the main reliability concerns are the different material properties of the chip (affecting the packaging) [2] and the gate oxide quality [3]. An emerging technique for enhancing the reliability of power electronic systems is condition monitoring based on junction temperature measurement using temperature sensitive electrical parameters (TSEPs) [4]. Packaging degradation translates into an increased thermal resistance and a higher junction temperature, hence the ability of identifying the operating junction temperature could enable condition monitoring. In the case of SiC MOSFETs, TSEPs like the threshold voltage (\(V_{TH}\)), on-state resistance \(R_{DS,ON}\) and switching rate of the drain current during turn-on \(\frac{dI_{DS}}{dt}\) will be affected by the degradation of the gate oxide, hence the assessment of the implications of a degraded oxide on the temperature sensitive electrical parameters is deemed fundamental. This paper evaluates the impact of a stressed gate oxide on different TSEPs for SiC MOSFETs.

II. GATE OXIDE RELIABILITY AND ACCELERATED STRESS TESTS

The reliability of the gate oxide of SiC power MOSFETs has been identified as a major concern by different researchers. Threshold voltage shift and dielectric breakdown at high temperature and high voltage are the two main reliability challenges for power SiC MOSFETs identified in [3, 5, 6]. High temperature gate bias (HTGB) and time-dependent dielectric breakdown (TDDB) are accelerated stress tests [7], which can be used for evaluating the reliability of SiC MOSFETs. In HTGB tests, an external DC voltage is applied to the gate-source terminals at high temperature, while the drain-source connection is shorted. Regarding the impact of bias temperature instability (BTI) in SiC MOSFETs, there are multiple recent publications evaluating the topic, including [8-10], where this phenomenon is analyzed.

Intrinsic threshold voltage instabilities are linked to physical properties of the semiconductor-oxide interface (SiC/SiO₂ or Si/SiO₂) [3]. A wider bandgap (3.3 eV in SiC compared with 1.1 eV in Si) and narrower band offsets to the dielectric in SiC, together with the vacancies and carbon related point defects, which do not exist in Si, cause a more complex oxide/semiconductor interface for SiC power MOSFETs [3]. Additionally, more information about BTI for SiC MOSFETs can be found in [9, 11] The main impact of BTI can be summarized as it follows [12]:

- **Negative gate bias** causes a negative shift of the threshold voltage due to the capture of positive charges in the oxide or the interface. This is referred as NBTI.
- **Positive gate bias** causes a positive shift of the threshold voltage due to trapping of negative charges in the oxide or the interface. This is referred as PBTI.
- The threshold voltage shift recovers when the stress is removed. The application of a voltage opposite to the stress accelerates the recovery.

This work has been supported by UK EPSRC through the grant reference EP/R004366/1
The manufacturers of SiC MOSFETs have improved the manufacturing processes for their new generation devices and consequentially BTI has improved compared to their vintage SiC MOSFETs [13]. However there are still some concerns regarding the threshold voltage shift in SiC MOSFETs, especially considering suitable qualification methods and BTI measurement [8, 10, 14]. Uneven threshold voltage shift can also have an impact in the reliability of the power modules with multiple SiC MOSFET chips in parallel, analyzing the results presented in [3].

In [7] HTGB tests were performed for obtaining prediction of the lifetime of the device using the integrity of the gate oxide. The shift of the threshold voltage, which is caused by Fowler-Nordheim tunneling and is the primary mechanism related to gate oxide failures, was defined as degradation cursor. The HTGB stress tests performed in [7] were done at gate voltages higher than the recommended operating gate voltage. This approach was considered in the accelerated stress tests performed in this paper, consisting in a high voltage gate stress at high temperature and a long time relaxation at $V_{GS}=0$. The long relaxation time before the characterization of the stressed device has been used in order to consider the stress on the gate oxide more permanent and not recoverable. The objective of these tests was stressing the oxide and evaluate the impact of a stressed oxide on TSEPs for SiC MOSFETs. Commercially available TO-247 packaged 650 V SiC trench MOSFETs and 650 V Si IGBTs were subjected to positive and negative HTGB stress tests at a temperature of 150 °C, which was controlled using a small DC heater attached to the device. During the stress tests the drain and source were shorted. Once the stress time finished, the gate and source terminals of the device were shorted, until the characterization of the device (output, transfer and 3rd quadrant characteristics) at ambient temperature using a Tektronix curve tracer model 371B. The schematics of the stress and relaxation circuits are shown in Fig. 1(a), together with the experimental setup, shown in Fig. 1(b).

Fig. 2(a) shows measured transfer characteristics for two SiC MOSFETs which were subjected to HTGB stress of 40 V and -40 V at a temperature $T$ of 150 °C respectively. The transfer characteristics were measured at ambient temperature after a relaxation time of 16 hours at $V_{GS}=0$. Fig. 2(b) shows the measured transfer characteristics for the Si IGBTs subjected to the same stress and a relaxation period of 5 hours.

In the case of the SiC trench MOSFET, as described before, BTI causes the shift of the threshold voltage of the device, with a positive stress generating a positive drift of the threshold voltage and a negative stress causing a negative drift of the threshold voltage. For the same absolute stress, observing the results in Fig. 2, the impact of BTI is higher for negative stresses. This phenomenon is not observed for the evaluated Si IGBT, as shown in Fig. 2(b).

The output characteristics after the positive and negative HTGB stresses are shown in Fig. 3 and Fig. 4 respectively. In the case of the SiC MOSFET, as shown in Fig. 3(b) and Fig. 4(b), the change in the output characteristics is evident, with an increase of the on-state resistance caused by PBTI and a reduction of the on-state resistance caused by NBTI. The impact of the threshold voltage shift caused by BTI is more apparent at low gate-source voltages, as will be discussed later on this paper. For both positive and negative stresses there is no noteworthy change of the output characteristics in the case of the Si IGBT (minor variations which can be attributed to the measurement equipment) as shown in Fig. 3(a) and Fig. 4(a).
In the case of the SiC MOSFET, the accelerated stress tests have a clear impact on the output and transfer characteristics. The shift in the transfer and output characteristics caused by BTI will have an impact on the electrical parameters used as TSEPs, hence its use as junction temperature indicators should be assessed.

The stresses used are highly accelerated and may not be representative of real degradation during operation, however it is important to identify that in situations where there gate oxide is subjected to longer stresses than the typical gate switching operation, like power cycling or long stand-by periods with the gate biased at negative voltages, there can be a higher peak threshold voltage shift. This will have implications on junction temperature measurement using TSEPs and the reliability of the power module.

III. IMPACT OF GATE OXIDE RELIABILITY ON TSEPS FOR SiC MOSFETS

As the results in section II shown, BTI in SiC MOSFETs has an impact on the electrical parameters, starting with the threshold voltage shift. This can be critical if these parameters are used for junction temperature estimation, as the measurements could be highly inaccurate, depending on the stress on the gate oxide and the resulting threshold voltage shift.

For the investigation presented in this paper, accelerated stress tests have been performed as the objective is characterizing the impact of the threshold voltage shift on the electrical parameters. In addition, low gate driver voltages and high gate resistances have been used to improve the temperature sensitivity of the electrical parameters as indicated in [15, 16].

A. ON-State Resistance

The on-state resistance of a MOSFET $R_{DS-ON}$ is comprised of 3 main components as defined in [3, 15] and it is given by (1).

$$R_{DS-ON} = R_{ch} + R_{JFET} + R_{drift}$$ (1)

where $R_{ch}$ is the channel resistance, $R_{JFET}$ the resistance of the JFET region and $R_{drift}$ the resistance of the blocking drift layer. In the case of Si MOSFETs the contribution of channel resistance is small as the dominant resistance is $R_{drift}$. If the gate structure of the MOSFET is a trench gate, the JFET resistance is eliminated and (1) can be simplified to

$$R_{DS-ON} = R_{ch} + R_{drift}$$ (2)

In the case of SiC MOSFETs, the contribution of $R_{ch}$ to the total on-state resistance is higher [3, 15] as a thinner drift layer is required for blocking the same voltage. The channel resistance is given by (3) [3], where it can be observed that it is affected by the gate driver voltage and temperature (threshold voltage and mobility).

$$R_{ch} = \frac{L_{ch}}{W \mu_{m} C_{ox} (V_{G} - V_{TH})}$$ (3)

For a constant temperature, the measured on-state resistance has been characterized using a low sensing current of 50 mA (linear region of the output characteristics). The results are presented in Fig. 5, for both PBTI and NBTI.

From the results in Fig. 5 is clearly observed how PBTI increases the measured on-state resistance while NBTI reduces the measured on-state resistance. The shift of $V_{TH}$ caused by BTI will be more apparent if the devices are driven with low gate voltages, as it will have a higher impact on the channel resistance. This is observed for both PBTI and NBTI.

Both the channel resistance and drift resistance are affected by temperature, but they have opposed temperature coefficients [17, 18]. This causes a change of the overall temperature coefficient depending on which resistance element contributes more to the total resistance. The on-state resistance was characterized at ambient and 145 °C for both the positive and negative gate stresses and the results are shown in Fig. 6 and Fig. 7.
In the case of NBTI, the Zero Temperature Coefficient (ZTC) of the MOSFET has reduced from 14 V to 11 V, and the temperature sensitivity of $R_{DS\text{-ON}}$ at $V_{GS}=10$ V has reduced from $-0.88 \, \text{m}\Omega/\degree\text{C}$ to $-0.11 \, \text{m}\Omega/\degree\text{C}$. For the MOSFET subjected to positive gate stresses, BTI causes the increase of the ZTC point from 14 V to 15 V and the temperature sensitivity for a gate voltage of 10 V increases from $-0.75 \, \text{m}\Omega/\degree\text{C}$ to $-1.43 \, \text{m}\Omega/\degree\text{C}$.

At low gate voltages, if the junction temperature is known, the on-state resistance can be used for identifying gate oxide degradation and threshold voltage shift. At high gate voltages where the contribution of the channel resistance is minimized, BTI has a lower impact on the on-state resistance, however its impact on current sharing for parallel devices [19] would require further evaluation.

### B. Body diode voltage

The voltage across a PN junction during conduction is a well-established TSEP and it can be used for diodes, IGBTs and the body diode of MOSFETs [4, 20].

In the case of a PiN diode like the parasitic body diode of a MOSFET [20], at low currents, the forward voltage decreases with temperature as its temperature dependency is inversely proportional to the intrinsic carrier concentration, which increases with temperature. It is a widely used TSEP [21] for example for determining the thermal impedance during power cycling tests [20, 22, 23].

Compared to a silicon PN junction, SiC PN junctions have a higher built-in voltage due to the wide bandgap characteristics. During reverse conduction of a current, when the gate-source voltage is 0, a positive potential appears at the p-body to n-SiC interface and an inversion channel is formed. Part of the current circulates through the channel, hence $V_{SD}$ reduces. This phenomenon is called body effect and it is explained in more detail in [20, 24]. A negative gate-source voltage closes the channel properly and the current circulates only through the body diode, hence $V_{SD}$ increases to the expected value for a SiC PN junction. Fig. 8 shows the impact of the gate bias on the calibration of $V_{SD}$ as a function of temperature. It is clear how the voltage shifts upwards with the increasing negative bias as the body effect is minimized.

In both [22, 23] the use of a negative voltage is recommended for using the body diode voltage as TSEP, in order to minimize the impact of the threshold voltage shift caused by BTI on the junction temperature measurement.

Using the test setup presented in Fig. 1, two SiC MOSFETs underwent HTGB stress tests, with a device subjected to a gate voltage stress $V_{GS\text{-stress}}$ of 35 V during 30 minutes at 150 °C and the other device subjected to $V_{GS\text{-stress}}= -35$ V during 30 minutes at 150 °C. The stress was followed by a recovery phase of 16 hours with the gate and source terminals shorted, after which the forward voltage across the body diode was characterized as a function of temperature for a current of 50 mA. The results are presented in Fig. 9 for the negative gate stress and Fig. 10 for the positive stress. Gate-source voltages of 0 V and -4 V have been used for this characterization.

The results in Fig. 9 and Fig. 10 show that when the device is biased at $V_{GS}=0$ there is a shift of the calibration curves used for determining the junction temperature: NBTI causes a downwards shift of the TSEP while PBTI causes the upwards shift.

---

**Fig. 6** On-state resistance as a function of the gate voltage at low and high temperature (a) Fresh device (b) NBTI impact

**Fig. 7** On-state resistance as a function of the gate voltage at low and high temperature (a) Fresh device (b) PBTI impact

**Fig. 8** Impact of the negative gate bias on $V_{SD}$ as function of temperature. $I_{SD}= 50$ mA

**Fig. 9** Impact of NBTI on $V_{SD}$ as function of temperature. $I_{SD}= 50$ mA

---
shift. The shift is more apparent for the negative stress, with an average shift of –306 mV caused by NBTI and an average shift of +65 mV caused by PBTI.

In the case of PBTI biasing the device negatively clearly minimizes the impact of the threshold voltage shift on the TSEP, however this effect is not that apparent for the NBTI stresses. In this situation a lower gate voltage would be required for minimizing the body effect and compensate the negative shift of the threshold voltage. A gate voltage of -4 V is the maximum gate voltage recommended for the evaluated device, hence using a higher negative gate voltage during the temperature measurement sequence would increase the stresses on the gate oxide and it would affect the reliability of the gate oxide during the tests.

It is important to mention that these curves also indicate that if the temperature is known, the threshold voltage shift due to BTI could be detected using $V_{SD}$ at low currents. The authors are currently working on this topic.

C. Drain Current Switching rate

The temperature sensitivity of the switching rate of the drain current $dI_{DS}/dt$ of SiC MOSFETs was investigated in [16, 25]. It was shown that it increases with temperature, hence it can be used as TSEP for SiC MOSFETs. The temperature sensitivity of the switching rate of the drain current is given by (4).

$$\frac{d^2 I_{DS}}{d t \cdot dT} = \frac{dV_{DS}}{dt} \left( \frac{d \beta}{dT} \left( V_{oss} (t) - V_{m} \right) - \beta \frac{dV_{oss}}{dT} \right)$$ (4)

The change of the transfer characteristics shown in Fig. 2(a) clearly indicates that the switching transient would be affected by BTI.

The impact of temperature on the switching rate of a SiC trench MOSFET was characterized using a traditional double pulse test setup. The turn-on transient of the SiC MOSFET using a unipolar gate driver with $V_{GS,OFF} = 0$ V and $V_{GS,ON} = 13$ V and a gate resistance of 100 Ω is shown in Fig. 11(a) for the fresh device and in Fig. 11(b) after being subjected to HTGB stress of 40 V at 150 °C during one hour and 16 hours relaxation with $V_{GS}=0$. The gate voltage and gate resistance values have been selected to maximize the temperature sensitivity of $dI_{DS}/dt$, as described in [15, 16]. From the results shown in Fig. 11, the increase of $dI_{DS}/dt$ with temperature is observed for the device subjected to PBTI, however the impact of the positive shift of $V_{TH}$ is clearly perceived, with an apparent reduction of the switching rate for the same junction temperature.

In the case of the device subjected to negative HTGB stresses (-40 V at 150 °C during one hour), the threshold voltage decreases and it has also an impact on the switching rate. The measured transients for a temperature of 23 °C are shown in Fig. 12, where it is clearly observed how NBTI causes the increase of the switching rate of the drain current.

The measured $dI_{DS}/dt$, calculated as the slope of the linear regression is shown in Fig. 13 for both PBTI and NBTI. The gate voltage used was 0/13 V and the external gate resistances were 47 and 100 Ω. In these measurements the temperature was 23 °C. From the results in Fig. 13 it is observed that the impact of NBTI is higher than PBTI.

Fig. 10 Impact of PBTI on $V_{SD}$ as function of temperature. 

$\text{Isd} = 50 \text{ mA}$

(a) Fresh device (b) PBTI

Fig. 11 Drain current turn-on transient at different temperatures

Fig. 12 Impact of NBTI on the drain current turn-on transient

$T=23 \, ^\circ \text{C}$
During the performed tests it was observed that it is possible to measure the same switching transient for two different temperatures. This is shown for PBTI in Fig. 14 and it could have implications on determining the junction temperature using the switching rate as TSEP.

In the case of NBTI, a clear increase of the switching rate has been identified in this paper. In real application, if a negative gate voltage is used for turning off the devices during standby period at high temperature [26], a negative shift of the threshold voltage can appear, thereby causing a faster switching transient during turn-on.

**D. Gate current plateau and drain voltage switching rate**

In [16] the temperature sensitivity of the gate current plateau $I_{GP}$ for SiC power MOSFETs was identified and it was shown that its value is dependent of the threshold voltage. Hence, the accuracy of this TSEP can also be affected by BTI.

As shown in section III.C, as temperature increases the MOSFET switches faster. At turn-on, the gate current plateau is reached when the drain current reaches the load current value and its value is given by (5) [27].

$$I_{GP} = \frac{1}{R_G} \left[ V_{GS} - \left( V_{TH} + \sqrt{\frac{I \cdot L_{CH}}{\mu_{ni} \cdot C_{ox} \cdot Z}} \right) \right] \quad (5)$$

For PBTI, the measured gate current transients at a temperature of 85 °C, using a gate voltage of 13 V and a gate resistance of 100 Ω, are shown in Fig. 16(a), where it is observed that the positive shift of $V_{TH}$ causes a reduction of $I_{GP}$. Fig. 16(b) shows how the same transient can be measured at two different temperatures in the case of a shift of the threshold voltage caused by PBTI. The gate current transients correspond to the drain current transients shown in Fig. 11 and Fig. 14(b).

From the results presented in Fig. 15 and Fig. 16 there is an apparent sensitivity of the duration of the plateau duration when the device is driven at low switching rates. The plateau duration represents the part of the turn-on transient when the Miller capacitance is charged and the drain-source voltage $V_{DS}$ drops. Fig. 17 shows the $V_{DS}$ transients during turn-on of the SiC trench MOSFETs.
MOSFET at both high and low switching rates. In both Fig. 17(a) and Fig. 17(b) the increasing $\frac{dI_{DS}}{dt}$ and lower $V_{TH}$ with temperature are reflected in the $V_{DS}$ transient. However, when the device is switched at a lower rate there is an apparent temperature sensitivity of $\frac{dV_{DS}}{dt}$, as Fig. 17(b) shows.

The impact of PBTI on the $V_{DS}$ turn-on transient is shown in Fig 18, where it is shown that for the same temperature PBTI causes a slower $V_{DS}$ transient.

For NBTI, the measured $V_{DS}$ turn-on transients corresponding to the $I_{DS}$ transients in Fig. 12 (measured at ambient temperature using a gate driver voltage of 13 V and a gate resistance of 100 $\Omega$) are shown in Fig. 19. In this case the results clearly show the impact of the lower threshold voltage due to NBTI. Together with the higher $dV_{DS}/dt$, the impact of the increased $dI_{DS}/dt$ is also observed. The reduced $V_{TH}$ can also aggravate the issue of parasitic turn-on [28].

IV. CONCLUSION

In this paper the impact of the threshold voltage shift caused by BTI on the electrical parameters used for measuring the junction temperature indirectly (TSEPs) has been analyzed.

The TSEPs evaluated in this paper are the on-state resistance, the body diode voltage at low currents, the drain current, gate current and drain voltage transients during turn-on. The temperature sensitivity of the switching transients is more apparent if the devices are switched at lower rates and it has been shown that the threshold voltage shift caused by BTI will have an impact on the junction temperature measurement that can lead to inaccurate temperature measurements.

However, if the temperature of the device is known or can be identified by different means, these electrical parameters could be used for assessing the gate oxide reliability and $V_{TH}$
shift. An example of this could be monitoring the electrical parameters off-line during stand-by periods or before starting operation.

In the case of the on-state resistance if the contribution of the channel resistance to the total on-state resistance is maximized using a lower $V_{GS}$ it could be a good indicator of $V_{TH}$ shift. The impact of the PBTI on the body diode voltage as TSEP can be minimized if a negative gate voltage is used, hence removing the body effect and the impact of $V_{TH}$ on the 3rd quadrant characteristics.

Monitoring both junction temperature and $V_{TH}$ shifts would be fundamental for assessing the reliability of modules using SiC power MOSFETs. In this research highly accelerated stress tests were used for evaluating the impact of BTI. Further research is recommended on this topic, especially to develop tests methods for analyzing the impact of real mission profiles on the threshold voltage shift due to BTI.

REFERENCES


