Anodic oxidations: Excellent process durability and surface passivation for high efficiency silicon solar cells

N.E. Grant\textsuperscript{a,\ast}, T.C. Kho\textsuperscript{b}, K.C. Fong\textsuperscript{b}, E. Franklin\textsuperscript{c}, K.R. McIntosh\textsuperscript{d}, M. Stocks\textsuperscript{b}, Y. Wan\textsuperscript{b}, Er-Chien Wang\textsuperscript{e}, N. Zin\textsuperscript{f}, J.D. Murphy\textsuperscript{a}, A. Blakers\textsuperscript{b}

\textsuperscript{a} School of Engineering, University of Warwick, Coventry, CV4 7AL, United Kingdom
\textsuperscript{b} Research School of Engineering, The Australian National University, Canberra, ACT, 0200, Australia
\textsuperscript{c} School of Engineering, University of Tasmania, Hobart, Tasmania, 7001, Australia
\textsuperscript{d} PV Lighthouse, Coleyville, NSW, Australia
\textsuperscript{e} PVcomB, Helmholtz-Zentrum Berlin, Schwarzschildstr. 3, 12489, Berlin, Germany
\textsuperscript{f} The College of Optics and Photonics, University of Central Florida, Orlando, FL, United States

\section*{A R T I C L E   I N F O}

Keywords:
Anodic oxidation
Silicon dioxide
Silicon nitride
Solar cell
Surface passivation

\section*{A B S T R A C T}

We investigate the versatility of anodically grown silicon dioxide (SiO\textsubscript{2}) films in the context of process durability and exceptional surface passivation for high efficiency (> 23%) silicon solar cell architectures. We show that a room temperature anodic oxidation can achieve a thickness of \textasciitilde70 nm within \textasciitilde30 min, comparable to the growth rate of a thermal oxide at 1000 °C. We demonstrate that anodic SiO\textsubscript{2} films can mask against wet chemical silicon etching and high temperature phosphorus diffusions, thereby permitting a low thermal budget method to form patterned structures. We investigate the saturation current density $J_0$ of anodic SiO\textsubscript{2}/silicon nitride stacks on phosphorus diffused and undiffused silicon and show that a $J_0$ of < 10 fA cm\textsuperscript{-2} can be achieved in both cases. Finally, to showcase the anodic SiO\textsubscript{2} films on a device level, we employed the anodic SiO\textsubscript{2}/silicon nitride stack to passivate the rear surface of an interdigitated back contact solar cell, achieving an efficiency of 23.8%.

\section*{1. Introduction}

The development of versatile dielectric coatings is of great interest for photovoltaics, especially as the industry is seeking methods to boost the efficiency of solar cells while maintaining or even reducing manufacturing costs. Specifically, thermal silicon dioxide (SiO\textsubscript{2}) is one example where a single dielectric film can be extremely versatile. In particular, thermal SiO\textsubscript{2} is used to electrically passivate the silicon surface \cite{1,2}, act as a barrier against wet chemical etching and thermal diffusions \cite{3,4}, mitigate potential induced degradation \cite{5}, insulate conducting layers from each other, and be applied as a passivated contact \cite{6}. However, thermal oxidations require very high temperatures (~1000 °C) and long oxidation times (i.e. > 30 min), which detracts from their benefits. The high temperatures pose a risk of permanently degrading the bulk minority carrier lifetime and the high thermal budget can be expensive for commercial solar cells. For these reasons, there has been research on developing alternative approaches of growing SiO\textsubscript{2} that retain the same versatile qualities of thermal SiO\textsubscript{2}, but which are grown at much lower temperatures \cite{7}. Anodisation of silicon to grow silicon dioxide at room temperature is one promising approach for PV applications \cite{8,9}.

Anodisation is a simple process whereby silicon wafers are immersed in an electrolyte (e.g. nitric acid) and a positive voltage is applied to the wafer relative to a counter electrode (e.g. a platinum wire) \cite{10}. When a voltage is applied, oxygen-containing species (H\textsubscript{2}O, O\textsuperscript{2−}, OH\textsuperscript{−}) in the solution are forced to the positively biased silicon wafer where they oxidise the silicon surface and form a silicon dioxide film. Without the applied voltage, the formation of silicon dioxide is very slow and the thickness of the film cannot be controlled. Anodisation of silicon can be carried out under constant potential or constant current, each having their advantages and disadvantages. Under constant current operation, the voltage typically increases with oxide thickness, and in some cases can exceed 100 V \cite{11}. This type of oxidation can form very thick oxides (> 100 nm), but is generally quite aggressive and thus susceptible to pit/defect formation \cite{10}. Under constant potential operation, the current typically decreases as the oxide thickness increases. Although the oxidation rate is much slower under constant potential, the oxidation process is safer to operate. One could also speculate that a less aggressive oxidation in this case would also limit the pit/defect formation.
Compared to thermal oxides, the properties of anodic oxide films are generally much poorer. For example, the density of the oxide is lower, the film is nonstoichiometric, the electrical resistance is lower (i.e. “leaky” in the context of metal-oxide-silicon devices), the dielectric constant is higher and the anodic oxides possess a much higher charge \(\sim 10^{12} \text{cm}^{-2}\) and interface defect density \(D_h (> 10^{12} \text{eV}^{-1}\text{cm}^{-2})\) [10]. In recent times however, there has been advancements in the development of anodic oxide films towards excellent surface passivation. Grant et al., examined the surface recombination velocity (S) of anodically grown SiO\(_2\) post annealing in oxygen and forming gas at 400 °C, and achieved an S of less than 40 cm s\(^{-1}\) (at \(\Delta n = 10^{14} \text{cm}^{-3}\)) [9,12,13], similar to that achieved by a thermal SiO\(_2\) [1]. However, in contrast to thermal SiO\(_2\), which can achieve a low \(D_h\) of \(\sim 10^{16} \text{eV}^{-1}\text{cm}^{-2}\) and a low charge density of \(\sim 10^{11} \text{cm}^{-2}\) [14], the interface properties of the anodic oxide examined by Grant et al., revealed the low S primarily resulted from a higher charge density (i.e. \(> 10^{12} \text{cm}^{-2}\)) rather than a low \(D_h\) [9,12]. To improve the interface properties, Cui et al. developed a light induced anodisation method, which permits single side anodic oxide growth, and was able to reduce the \(D_h\) of the oxide down to \(6 \times 10^{11} \text{eV}^{-1}\text{cm}^{-2}\) [15,16]. Recently Grant et al., examined the benefits of capping the room temperature grown anodic SiO\(_2\) film with a low-pressure chemical vapour deposition (LPCVD) silicon nitride (Si\(_3\)N\(_4\)) film [17]. When capped, the interface properties of the anodic SiO\(_2\) film revealed a very low \(D_h\) and charge density of \(\sim 2 \times 10^{10} \text{eV}^{-1}\text{cm}^{-2}\) and \(\sim 2 \times 10^{13} \text{cm}^{-2}\) respectively, corresponding to an S of less than 3 cm s\(^{-1}\) (at \(\Delta n = 10^{15} \text{cm}^{-3}\)) or a surface saturation current density of 3 mA cm\(^{-2}\) [17]. Despite the significant improvements in anodic oxide passivation over the past decade, the compatibility of the oxide in a solar cell fabrication process and the retention of surface passivation quality have yet to be a demonstrated on a device level.

In this work we examine the versatility of room temperature grown anodic SiO\(_2\) in the context of fabricating silicon solar cells. We examine the growth kinetics of the anodic SiO\(_2\) film on diffused and undiffused silicon, and we assess their ability to mask against wet chemical silicon etching and high temperature phosphorus diffusions. We then examine the impact of the SiO\(_2\) thickness on the saturation current density \(J_{0}\) for diffused and undiffused silicon wafers. Finally, to demonstrate the robustness of the anodic SiO\(_2\) films, we have fabricated a 23.8% efficient interdigitated back contact (IBC) solar cell employing the anodic SiO\(_2\) layer to passivate the rear surface of an IBC cell.

2. Experimental Methods

Anodic oxidations were performed on (100) oriented n-type float-zone (FZ) silicon wafers with a diameter of 100 mm. For clarity, the thickness and resistivity of the wafers are described in the text. The wafers received an HF:HNO\(_3\) (1:10) etch for 3 min to remove saw damage from their surfaces and were subsequently cleaved in half unless otherwise specified. The cleaved samples were then RCA cleaned using the standard procedure as outlined by Kern et al. [18], and etched in a 5% HF solution to remove the wet chemical oxide grown during the cleaning procedure.

Thermal diffusion of selected samples was performed in a Tempress 5-inch quartz tube furnace. In order to achieve a sheet resistance of 100 ± 20 Ω/sq, phosphorus diffusions were conducted at 850 °C for 20 min while the boron diffusions were performed at 890 °C for 80 min. Following the thermal diffusions, the phosphosilicate and borosilicate glasses were removed in 5% HF. The diffused samples were subsequently RCA cleaned and given a final 5% HF dip prior to anodisation.

Anodic oxidations were performed by applying a + 30 V bias across a silicon wafer and platinum wire electrode immersed in a 20% HNO\(_3\) solution (at room temperature), where the silicon wafer was held at the higher potential. In order to connect the silicon sample electrically via an alligator clip, the top half was not immersed in the HNO\(_3\), meaning only half of each sample was anodically oxidised. Unless otherwise specified, anodic oxidations were performed for 30 min.

Following the anodic oxidations, selected samples were air dried and then loaded into an LPCVD furnace. The Si\(_3\)N\(_4\) deposition was performed at 780 °C for 18 min yielding a nitride thickness of ~100 nm. The thickness of the anodic SiO\(_2\) and Si\(_3\)N\(_4\) films were subsequently measured using a Filmetrics F20-UV thin-film analyser system.

Minority carrier lifetime measurements were performed using a Sinton WCT-120 PC lifetime tester under transient photoconductance decay (PCD) mode [19], and uncalibrated photoluminescence images were obtained using a BT Imaging LIS-R1 system [20]. PL images were acquired with excitation by a laser diode array with a wavelength of 808 nm. A ± 5% uncertainty in the lifetime measurements was assumed for each dataset [21].

3. Results & discussion

3.1. Oxidation growth rate on diffused and undiffused silicon surfaces

Under constant potential, the oxidation kinetics during anodisation can exhibit substantially different growth rates depending on the electrolyte (composition, concentration and temperature), silicon material (type and doping concentration), applied voltage and illumination intensity [10,22]. For the purpose of this study, we fix the voltage at 30 V, we use a 20% HNO\(_3\) solution as the electrolyte and the illumination intensity is determined by the fluorescent light housed in the fumehood, consistent with previous work [12,17]. Our focus is to understand how the silicon material properties influence the oxidation kinetics and how this might be useful in the context of silicon solar cells (i.e. masking purposes and/or surface passivation).

Fig. 1a plots the oxide thickness versus time for undiffused and diffused silicon grown at room temperature. For undiffused silicon, the increase in oxide thickness \(d(t)\) with oxidation time can be expressed as a parabolic [10,23];

\[
d(t) = d_0 + a\sqrt{t} (1)
\]

where \(a\) corresponds to the anionic properties of the oxide layer. For the purpose of this discussion we assume an initial oxide thickness of \(d_0 = 0 \text{nm}\). By fitting Eq. (1) to the undiffused data in Fig. 1a, we achieve an excellent fit when \(a = 2.25\), which after taking the derivative of Eq.1, corresponds to an oxidation rate of 1 nm/min at \(t = 1 \text{min}\) and 0.15 nm/min at \(t = 60 \text{min}\). To understand why the oxidation rate is relatively slow on undiffused c-Si, we must first understand the basic kinetics during anodisation of c-Si.

The growth of silicon dioxide on silicon requires the diffusion and/or drift of oxygen species (anions) through the oxide film, i.e. ionic current. Considering that our oxidations are performed at room temperature, one could assume that diffusion of oxygen-containing anions is too slow to account for the oxide growth rates observed in this work [10]. In this regard, inward movement/migration of the oxygen source must be field-assisted, which is primarily determined by the field strength (i.e. voltage across the oxide) [10]. Assuming the measured current during anodisation is ionic, and that its magnitude depends on the field strength across the oxide, Fig. 1b (red squares) indicates that the field strength in the undiffused c-Si case must be relatively weak, evident by the low ionic current (0.3–0.4 mA cm\(^{-2}\)) measured during anodisation. Notably, we do not attribute the low ionic current to a high contact resistance between the metal clip and silicon wafer, because in our previous work it was demonstrated that an increase in voltage from 30V to 60V did not increase the anodisation current, indicating the current is limited by the oxidation kinetics and not the contact resistance [24].

When anodisation is performed on diffused silicon wafers, we see a large increase in the oxide thickness after 1 min, where a thickness of ~35 nm has been measured, as shown by the green circles in Fig. 1a. To gain further insight into the growth kinetics under these conditions, Fig. 1b plots the corresponding current profile of a phosphorus diffused
(~100 Ω/sq) silicon wafer during anodisation. At time \( t = 0 \) min, the current is very high relative to undiffused c-Si (8 mA cm\(^{-2}\)), and this rapidly declines over the first few minutes. This behaviour indicates the field strength across the growing oxide must be higher than in the undiffused case, however the cause for this enhancement is not well understood at this time. Nevertheless, we can still draw some meaningful insight regarding the potential mechanism(s) giving rise to the higher oxidation rates on diffused silicon. Firstly, the oxidation of silicon during anodisation requires a reaction with a hole from the valence band at the silicon surface \([10]\), meaning the mechanism by which holes can react at the silicon surface has been enhanced, e.g. accumulation of holes at the c-Si surface or injection of electrons into the conduction band via reactions with the electrolyte. Secondly, it is also possible that surfaces states arising from highly diffused phosphorus and boron (not shown) surfaces enhance one, or both of these mechanisms via generation-recombination centres \([10,25]\).

For \( t > 10 \) min, the oxidation rate appears to slow rapidly, i.e. from \( \sim10 \) nm/min at \( t = 1 \) min to 1.5 nm/min at \( t = 10 \) min. Thus contrary to undiffused silicon, where the oxide thickness follows a steady parabolic trend with time, oxidation on diffused silicon does not behave in a similar manner. Therefore in order to accurately fit the data for diffused c-Si in Fig. 1a, it is necessary to treat the oxidation growth as a two-step process, i.e. two parabolic trends. In the initial stages of oxidation, the oxidation thickness \( d_1 \) can be expressed as,

\[
d_1(t) = 35 \cdot \sqrt{t} \quad \text{(with } d_0 = 0 \text{ nm)}
\]

however after some minutes of oxidation, the cause for this exceptionally high growth rate \( >1 \) nm/min, transitions to a much slower one (< 1 nm/min), i.e. equivalent to that for undiffused silicon,

\[
d_2(t) = 110 + 2.25 \cdot \sqrt{t}
\]

having established fitting parameters for each of the parabolic expressions, \( d_1 \) and \( d_2 \) must be inversely summed to calculate the oxide thickness with time for diffused c-Si, where;

\[
\frac{1}{d_{\text{diff}}} = \frac{1}{d_1} + \frac{1}{d_2} \quad \text{yields,}
\]

\[
d_{\text{diff}}(t) = \frac{2.25 \cdot 35 \cdot t + 35 \cdot 110 - \sqrt{t}}{\sqrt{(2.25 \cdot 35) + 110}}
\]

the expression derived in Eq. (4) allows us to predict the oxidation thickness and rate on diffused silicon for the conditions described in this work, however we do expect this trend to vary depending on material properties and anodic oxidation conditions (voltage, electrolyte, temperature, etc.). Thus, while fitting the data using the inverse sum of two parabolic expressions is robust, individual fitting parameters will need to be determined using experimental data corresponding to specific conditions in which the anodic oxidation is being performed.

From our examination of anodic oxide growth on diffused and undiffused c-Si, it is clear a wide range of oxide thicknesses under well controlled conditions can be achieved. We now assess their robustness in the context of masking against thermal diffusions and wet chemical etching for PV applications.

3.2. Masking durability of anodically grown SiO\(_2\) films

In this work we examine whether anodically grown silicon dioxide films can mask against phosphorus during a thermal diffusion process, which could be useful in the context of high efficiency cell designs, e.g. IBC solar cells, where masking is required to protect locally diffused regions. Notably, we have not examined masking against boron because, as elucidated in Ref. [4], boron diffuses much slower than phosphorus through an SiO\(_2\) film, thus the barrier oxides developed in this work should also be applicable to masking against boron.

Firstly, an FZ > 100 Ω cm n-type wafer was subject to a boron diffusion, yielding a sheet resistance of ~100 Ω/sq as outlined in the Experimental Methods section. Following the boron diffusion, half of the boron diffused sample was anodically oxidised for 30 min resulting in an oxide thickness of ~70 nm. Subsequently, the sample (half oxidised and half bare c-Si) was subject to a phosphorus diffusion in a quartz tube furnace at 850 °C for 20 min. Following the phosphorus diffusion, the anodic SiO\(_2\) film and phosphosilicate glass were removed by etching in 10% HF. To determine if phosphorus did penetrate the anodic oxide film during the diffusion step, an electrochemical capacitance voltage (ECV) technique was used to measure the boron and phosphorus concentrations in the silicon wafer. Fig. 2 plots the results.

From Fig. 2a, which plots the dopant concentration of an un-proected sample, the ECV measurement detected a high concentration of phosphorus in the near surface region of the sample. However in Fig. 2b, which plots the dopant concentration for a sample protected by a thick (70–80 nm) anodic SiO\(_2\) film, the ECV measurement could only detect boron. Our ECV results therefore indicate the anodic SiO\(_2\) film did prevent phosphorus from diffusing through the
film into the silicon sample. Notably, although the oxides were initially grown at room temperature, they were subject to high temperatures before, and during the thermal diffusion process, meaning the anodic oxides become more like thermal oxides, whereby effusion of OH\(^-\) from the SiO\(_2\) network results [22]. In this regard, it should be expected that thick anodic SiO\(_2\) films form a good barrier against impurity diffusion during thermal processing.

Another benefit of thermally grown SiO\(_2\) films is their ability to mask against wet chemical processing. This is particularly advantageous when localised areas of a solar cell require etching, e.g. to remove diffused regions from the front/rear or process locally diffused regions (PERC, IBC). In most cases, etching diffused regions can be as short as several minutes. In this work, we investigate the masking durability of anodically grown SiO\(_2\) films when subjected to a silicon etch solution.

Firstly, an FZ > 100 Ω cm n-type wafer was subjected to a phosphorus diffusion, yielding a sheet resistance of ~100 Ω/sq as outlined in the Experimental Methods section. Following the phosphorus diffusion, half of the phosphorus diffused sample was anodically oxidised for 30 min resulting in an oxide thickness of ~70 nm. Prior to subjecting the sample to a wet chemical etch, the effective lifetime was measured, along with its spatial uniformity using PL, Fig. 3 depicts the results.

Fig. 3a shows a PL image of an anodically oxidised sample prior to immersing in a hot (80–90 °C) tetramethylammonium hydroxide (TMAH) solution. In this case the diffusion provides sufficient surface passivation to yield a PL signal. It is important to note that the anodic oxide (protected region in Fig. 3a) has not been thermally treated, and thus is not providing a notable level of surface passivation. In this case, the higher PL intensity arising from the anodic oxide results because defect states within the oxide layer are luminescing at similar wavelengths to the silicon, and does not result from additional surface passivation [10]. Therefore any reduction in the effective lifetime would imply the diffusion has been etched.

In order to quantify how well the oxide protects the diffusion during wet chemical etching, we measure both the effective lifetime and PL intensity. Etching the sample for 12 min in TMAH allows sufficient time to remove the diffusion from the unprotected part of the sample, which is evident by the very low PL signal shown in Fig. 3b, indicating that all passivation resulting from the diffusion has been lost. Further etching of the sample does not change the behaviour (PL and lifetime signal) of the unprotected region. In contrast, etching the protected region for 12 or even 36 min does not significantly alter the PL signal and effective lifetime, indicating that the surface passivation remains unchanged and hence the diffusion remains intact. However, after thoroughly rinsing the sample in DI water and storing in a petri-dish for 24 h, the silicon surface underwent some surface modifications whereby the diffusion has been slightly etched, evident by the change in PL uniformity and effective lifetime measurement. This suggests that although the sample was thoroughly rinsed prior to storing the sample, it still contained TMAH residue within the SiO\(_2\) film.

**Fig. 2.** ECV doping profile measurements of a boron diffused c-Si sample (a) unprotected and (b) protected by a thick anodic oxide film (~70 nm) during a subsequent phosphorus diffusion process. Blue squares and orange circles correspond to boron and phosphorus dopants respectively. (For interpretation of the references to colour in this figure legend, the reader is referred to the Web version of this article.)

**Fig. 3.** Normalised PL images of a phosphorus diffused (~100 Ω/sq) c-Si 100 mm diameter wafer (halved) that was subsequently anodically oxidised for 30 min at room temperature. Only the top half of the sample was oxidised. (a) before etching in TMAH, (b) after a 12 min etch in TMAH at 80–90 °C, (c) 24 min etch, (d) 36 min etch and (e) 36 min etch and subsequently stored overnight in a petri-dish. In (b) to (e) the bottom part of the wafer is still present, but appears black in the PL image due to excessive surface recombination. The etch rate of TMAH at 80–90 °C is ~1 μm/min.
3.3. Surface passivation of diffused and undiffused silicon surfaces

In our examination of anodically grown SiO₂ films thus far, we have focused on applications in which these oxides can be used to alleviate high temperature processing to form masking barriers during wet chemical etching and thermal diffusions. Here we examine the capability of anodic SiO₂ films to passivate the c-Si surface, and thus their permanent use in c-Si solar cells.

Fig. 4 plots the saturation current density \( J_0 \) versus oxide thickness after the deposition of LPCVD Si₃N₄. In this case, the addition of the Si₃N₄ layer was necessary to achieve a very high level of surface passivation and to mitigate moisture ingress, as demonstrated in Ref. [17]. Notably, the surface passivation of the anodic oxide partly benefits from the high temperature (~780 °C) LPCVD deposition, but as demonstrated previously, a 400 °C without the Si₃N₄ layer can also result in good surface passivation [9,12,13]. Another benefit of using LPCVD Si₃N₄ on top of the anodic SiO₂ was to enable a direct substitution for the thermal SiO₂/LPCVD Si₃N₄ stack in our existing IBC fabrication process, where previously we had achieved a certified efficiency of 24.4% [26]. In Fig. 4, the \( J_0 \) was determined from the slope of the inverse lifetime using the method of Kane and Swanson [27], which was measured by the PCD method [28]. The vertical error bars in Fig. 4 represent the uncertainty in \( J_0 \) when accounting for variations in the bulk lifetime (e.g. when intrinsic defect recombination is more dominant than Auger), as measured by the light-enhanced HF passivation technique [29,30]. The horizontal error bars represent the spatial variation in oxide thickness across each sample.

![Fig. 4. \( J_0 \) versus oxide thickness after capping the anodic oxide films with 100 nm of Si₃N₄. The red squares and green circles correspond to undiffused and diffused c-Si respectively. 'cor' represents the oxidation time. The 'minus n' recombination' refers to the case when the emitter \( J_0 \) has been removed from the total \( J_0 \). The base material was 200μm FZ 1.5Ω·cm n-type. (For interpretation of the references to colour in this figure legend, the reader is referred to the Web version of this article.)](image)

Fig. 4 demonstrates that for both diffused and undiffused silicon samples, the \( J_0 \) decreases with increasing oxide thickness. In the case for undiffused silicon (red squares), the \( J_0 \) decreases from 45 to 4.5 mA cm⁻² for an oxide thickness of 7 and 36 nm respectively, while for diffused silicon (green circles), the \( J_0 \) decreases from 70 to 20 mA cm⁻² for an oxide thickness of ~40 and > 70 nm respectively. The absolute oxide thickness therefore does not appear to govern the level of surface passivation, but rather the oxidation time. In a previous publication (on undiffused c-Si) it was shown that as the oxide thickness increased (with increasing oxidation time), the midgap \( D_o \) reduced from ~10¹² cm⁻²eV⁻¹ (at 7 nm) to ~2 × 10¹⁰ (> 20 nm) and a similar trend was observed for the effective charge \( Q_{GR} \) and hole capture cross-section \( \sigma_h \) [17]. Based on these findings for undiffused c-Si, we can only speculate that the same passivation mechanisms are occurring for diffused c-Si (e.g increased oxidation time reduces \( D_o \), \( Q_{GR} \) and \( \sigma_h \)).

Finally, the higher \( J_0 \) values measured on the diffused wafer could in part, be attributed to additional recombination occurring in the diffused region. In this case we can expect this additional recombination to be as high as 10~15 mA cm⁻² when modelled using EDNA 2 (assuming no SRH at the surface or in the emitter) [31]. Taking this into account, i.e. by subtracting the \( n' \) recombination from the total recombination, the diffused and un-diffused surfaces attain similar levels of surface passivation, as demonstrated in Fig. 4 (compare the red line to the dashed green line), after similar oxidation times.

3.4. Integration of anodic oxide passivation for rear contact solar cells

To demonstrate the compatibility of our anodic oxidation process for high efficiency solar cells, we utilised the anodic SiO₂/LPCVD Si₃N₄ stack demonstrated in Fig. 4, and applied it to passivate the rear surface of our IBC solar cells. In this fabrication sequence, the anodic oxides were not required to provide masking during thermal diffusions and wet chemical etching, however as demonstrated above, room temperature anodic oxidations would have been a suitable substitution for high temperature thermal SiO₂ masking.

For clarity we will briefly describe the IBC cell design, however for a more detailed description, the reader is referred to Ref. [26]. Anodic oxide passivated IBC solar cells (4 cm²) were fabricated on a 4 inch FZ 100Ω cm n-type wafers with a final cell thickness of ~200µm. The front surface was randomly textured and passivated by ~70 nm of PECVD aSiNₓ:H (single ARC layer in this case). The rear surface underwent a slight modification to that presented in Ref. [26] where (i) the undiffused regions were replaced by a light phosphorus diffusion (~600 Ω/sq) to mitigate bulk lifetime degradation, making up 88% of the rear surface and (ii) the boron diffused regions (hole collecting contact) were reduced to 10% (originally 64%) of the total cell area. The metallised contact regions remain unchanged. The rear surface was passivated by a ~70 nm anodic SiO₂/100 nm LPCVD Si₃N₄ stack (analogous to step 10 in Ref. [26]). In this case, the anodic oxidation did not add an additional processing step, but rather it replaced the high temperature thermal oxidation used in our 24.4% IBC cell [26].

Fig. 5a plots the effective lifetime on the wafer immediately prior to rear contact opening and metallisation, whereby a total \( J_0 \) of 20 mA cm⁻² was determined. Assuming the PECVD aSiNₓ:H front surface layer contributes ~5 mA cm⁻², as demonstrated in Ref. [26], implies that the \( J_0 \) resulting from the anodic SiO₂/LPCVD Si₃N₄ stack is, at worst, ~15 mA cm⁻², consistent with the trends shown in Fig. 4. The high lifetime shown in Fig. 5a indicates that our IBC process does not significantly degrade the bulk lifetime, however for high resistivity (>100 Ω cm) silicon, one should expect much higher lifetimes as demonstrated in Refs. [33,34]. In this case, it is difficult to assess whether the lifetime is still limited by thermally active bulk defects inherently incorporated during ingot growth [35~37], or whether the wafer has been slightly contaminated. Nevertheless, the slightly low bulk lifetime will not have a significant influence on the cell efficiency relative to our 24.4% baseline.

Fig. 5b plots the light I–V measurement of our anodic oxide passivated IBC solar cell. As a first trial, the measured efficiency of 23.8% is extremely promising and demonstrates the robustness and compatibility of anodic SiO₂ films for high efficiency solar cell designs. Table 1 compares I–V measurements from this work with those of our 24.4% IBC cell.
From Table 1 it can be seen that the open circuit voltage (Voc), short circuit current (Jsc) and efficiency of the two cells are the same within the uncertainty of the measurements, as evident by the error margins for the certified measurement. The drop in fill factor (FF) is largely due to higher series resistance (Rs), which can simply be attributed to process variability, as experienced from our batch to batch variations (not shown). The similarity in cell performance therefore supports the robustness and quality of the anodic oxidation fabrication steps.

We note, however, that there are several small differences in the physical attributes of the cells. For completeness we perform optical and electrical simulations, using SunSolve [38,39] and Quokka 2 [40] respectively, to evaluate how those differences affect the cell performance, thereby providing a superior comparison between the two cells. Details of the optical and electrical simulations can be found in the Appendix. The differences are now discussed:

### 3.4.1. Optical differences

On the front surface, the baseline cell had a double antireflective coating consisting of an 80 nm PECVD silicon oxide film on top of an 75 nm a-SiNx:H layer, while the anodic oxide cell had a single layer antireflective coating (SLARC) consisting of an ~70 nm thick a-SiNx:H film. On the rear surface, the baseline cell had a 30 nm thick thermal SiO2 film, while the anodic oxide cell had a ~70 nm thick anodically grown SiO2 film. Both SiO2 films were capped by a ~100 nm Si3N4 layer.

Our optical simulations indicate these differences would reduce the photogeneration current (Jgen) in the anodic oxide IBC cell by 0.26 mA cm\(^{-2}\).

### 3.4.2. Electrical differences

The base resistivity was increased from 1.5 Ω cm (baseline cell) to 100 Ω cm (anodic oxide cell), and correspondingly, we measured an increase in the bulk lifetime from 5 ms to 20 ms. The total Jo of the anodic oxide IBC cell increased from 20 fA cm\(^{-2}\) (as shown in Fig. 5a) to ~40 fA cm\(^{-2}\). This increase in Jo indicates that some surface passivation had been lost during the metallisation process, and in this case, we have assumed this loss to be at the rear. Finally, a higher series resistance of 0.3 Ω cm\(^{2}\) was measured on the anodic oxide IBC cell compared to 0.2 Ω cm\(^{2}\) measured on the baseline.

Our electrical simulations (which include our Jgen simulations) indicate there is little difference in the Voc and Jsc between the two cells, however the FF does decrease by 1.1% in the case for the anodic oxide IBC cell. Table 2 presents the simulated IV parameters of each IBC cell.

### 3.4.3. IV parameter comparison

The simulated IV parameters shown in Table 2 demonstrate the cells are equivalent to the measured values, within the accuracy of the experiment, thereby supporting the credibility of the simulations and our conclusions regarding the robustness of the anodic SiO2 film. We note that, although within the accuracy of the experiment, possible reasons for the simulated Jsc being higher than the experimental Jsc of the anodic oxide IBC cell are:

1. The front textured surface is spatially imperfect.
2. The front Jo is higher than measured on test samples.
3. A lower bulk lifetime than measured in Fig. 5a.
4. The estimates of the front thin film thicknesses are different to the actual film thicknesses, thereby yielding a higher reflectance.
5. The rear surface is slightly more absorbing than we have accounted for (due to a thinner SiO2 film).
6. Slightly more free carrier absorption.
4. Conclusion

In this paper, we have examined the versatility and robustness of anodically grown silicon dioxide layers for high efficiency silicon solar cells. Compared to high temperature thermal oxidations, our room temperature grown anodic SiO₂ films have performed exceptionally well, demonstrating their ability to mask against wet chemical silicon etching, and high temperature phosphorus diffusions. The masking durability of the films was attributed to our ability to grow thick SiO₂ layers (> 70 nm), with a relatively short oxidation time (~30 min) comparable to a 1000 °C thermal oxidation. We investigated the layers (> 70 nm), with a relatively short oxidation time (~30 min) demonstrating that anodic SiO₂ films are compatible with high efficiency devices.

Acknowledgements

The authors acknowledge financial supported from the Australian Renewable Energy Agency (ARENA). Work done in the UK was supported by the EPSRC SuperSilicon PV project (EP/M024911/1). Data published in this article can be freely downloaded from http://wrap.warwick.ac.uk/124456/.

Appendix

Photogeneration current density simulations of the IBC cells were performed using SunSolve, a sophisticated ray tracing program which accounts for front/rear surface reflection and absorption and non-ideal light trapping as a function of wavelength [38,39]. Our 3D device simulations were carried out using Quokka 2 [40]. Table A1 lists the key cell parameters used in these simulations, which have been determined from the device itself, or from monitor wafers co-processed through each of the relevant process steps.

Table A.1
Key properties for the 2 × 2 cm² baseline and anodic oxide passivated IBC solar cells used in our 3D device modelling.

<table>
<thead>
<tr>
<th>Property</th>
<th>Anodic oxide IBC cell</th>
<th>Baseline IBC cell [26]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cell thickness</td>
<td>200 μm</td>
<td>230 μm</td>
</tr>
<tr>
<td>Wafer resistivity</td>
<td>100 Ω cm</td>
<td>1.5 Ω cm</td>
</tr>
<tr>
<td>Bulk SRH lifetime (τ_e/τ_p)</td>
<td>2000 μs/20000 μs</td>
<td></td>
</tr>
<tr>
<td>Rear pitch</td>
<td>500 μm</td>
<td>500 μm</td>
</tr>
<tr>
<td>Emitter width</td>
<td></td>
<td>330 μm</td>
</tr>
<tr>
<td>Emitter (diameter/pitch)</td>
<td>36 μm/70μm</td>
<td></td>
</tr>
<tr>
<td>BSF (diameter/pitch)</td>
<td>7 μm/70μm</td>
<td></td>
</tr>
<tr>
<td>p contact (diameter/pitch)</td>
<td>7 μm/70μm</td>
<td></td>
</tr>
<tr>
<td>Emitter sheet (R/J₀)</td>
<td>120 Ω cm/60 Ω cm²</td>
<td>166 Ω cm/36 Ω cm²</td>
</tr>
<tr>
<td>BSF sheet (R/J₀)</td>
<td>30 Ω cm/130 Ω cm²</td>
<td>19 Ω cm/190 Ω cm²</td>
</tr>
<tr>
<td>Undiffused rear J₀</td>
<td>–</td>
<td>21 Ω cm²</td>
</tr>
<tr>
<td>Light BSF rear (R/LJ₀)</td>
<td>600 Ω cm/35 fA cm²</td>
<td>–</td>
</tr>
<tr>
<td>Front surface J₀</td>
<td>5 Ω cm⁻²</td>
<td>5 Ω cm⁻²</td>
</tr>
<tr>
<td>n contact (J_n/ρ_n)</td>
<td>600 fA cm⁻²/10⁻⁵ Ω cm²</td>
<td>280 fA cm⁻²/10⁻⁵ Ω cm²</td>
</tr>
<tr>
<td>p contact (J_p/ρ_p)</td>
<td>1200 fA cm⁻²/1.5 × 10⁻⁵ Ω cm²</td>
<td>810 fA cm⁻²/1.5 × 10⁻⁵ Ω cm²</td>
</tr>
<tr>
<td>n finger/finger width</td>
<td>134 μm/282 μm</td>
<td>134 μm/282 μm</td>
</tr>
<tr>
<td>Finger sheet resistance</td>
<td>6.3 mΩ/□</td>
<td>6.3 mΩ/□</td>
</tr>
</tbody>
</table>

For the purpose of our simulations, we have neglected edge recombination and therefore all the simulated parameters will be slightly higher than if edge recombination were included.

Declarations of interests

None.

References


