Manuscript version: Author’s Accepted Manuscript
The version presented in WRAP is the author’s accepted manuscript and may differ from the published version or Version of Record.

Persistent WRAP URL:
http://wrap.warwick.ac.uk/136379

How to cite:
Please refer to published version for the most recent bibliographic citation information. If a published version is known of, the repository item page linked to above, will contain details on accessing it.

Copyright and reuse:
The Warwick Research Archive Portal (WRAP) makes this work by researchers of the University of Warwick available open access under the following conditions.

Copyright © and all moral rights to the version of the paper presented here belong to the individual author(s) and/or other copyright owners. To the extent reasonable and practicable the material made available in WRAP has been checked for eligibility before being made available.

Copies of full items can be used for personal research or study, educational, or not-for-profit purposes without prior permission or charge. Provided that the authors, title and full bibliographic details are credited, a hyperlink and/or URL is given for the original metadata page and the content is not changed in any way.

Publisher’s statement:
Please refer to the repository item page, publisher’s statement section, for further information.

For more information, please contact the WRAP Team at: wrap@warwick.ac.uk.
Impact of transmission topology for protective operations in multi-terminal HVDC networks

Sul Ademi¹, Richard McMahon¹, Lianchen Zhu², Ramtin Sadeghi³,

¹Warwick Manufacturing Group, University of Warwick, Coventry, UK
²School of Electronic and Information Engineering Liaoning Anshan, CN 114051, China
³Dept. of Electrical Engineering, Faculty of Engineering, University of Isfahan, Isfahan, Iran

Abstract—This paper presents an outcome of a comprehensive study which evaluates the transient behaviour of point-to-point and multi-terminal high voltage direct current (MT-HVDC) networks. The behaviour of the HVDC system during a permanent pole-to-pole and pole-to-ground fault is assessed considering a range of fault resistances, fault positions along the line, and operational conditions. The emphasis of this investigation is on DC fault characteristics which would facilitate a reliable method of faulty line discrimination in a multi-terminal direct current (MTDC) system using local measurements only (i.e. assuming that no communication media is used). All the simulated waveforms (and subsequent analysis) utilise the sampling frequency of 96 kHz in compliance with IEC-61869 and IEC-61850:9-2 for DC-side voltages and currents.

I. INTRODUCTION

In recent years, voltage source converter high-voltage direct-current (VSC-HVDC) transmission systems have become competitive compared to systems that employ thyristor current source converters in terms of power handling capability, DC operating voltage and technology maturity [1]. Such improvements have been realised employing two-level converters with series connected insulated gate bipolar transistors (IGBTs) and modular multilevel converters (MMCs) [2]. Such architectures are expected to be the technology of choice for efficient AC/DC grid integration, although barriers for the deployment of HVDC systems is the clearance of DC-side faults.

Fault vulnerability and the requirement for ultra high-speed protection are the major issues that constrain the development of VSC-based DC networks [2], particularly high-power MT-HVDC networks. Similarly to power system protection in AC systems, the isolation of a faulted DC line can be achieved by the dedicated DC circuit breakers installed at both ends of the line. This approach is suggested by a number of studies [3], however, the development of such breakers for high-voltage DC applications presented a challenge since there is no zero crossing current. Therefore, such a breaker would have to actively drive the current to zero and dissipate the energy stored in the system inductance [4]. The VSC-based transmission systems are robust to the fault conditions on the AC-side, however, the most critical challenge for VSC-HVDC systems lies in its response to DC-cable faults [5]. Unfortunately, the two-level VSCs are defenceless against DC-side faults since their freewheeling diodes function as uncontrolled bridge rectifier feeding the DC fault from the AC side [6], [7]. Efforts to characterise the pole-to-pole/ground faults for VSC systems are carried out [7], [8], but further in-depth analysis into the converters behaviour is desired to improve the understanding of the system response to fault conditions, and thus aid the development of effective DC protection methods.

This paper is an extension to the work in [9] by presenting a detailed analysis on the behaviour of a VSC-HVDC during the DC pole-to-pole and pole-to-ground faults for two-level and half-bridge submodule (HB-SM) converter systems. Such thorough study evaluates and gives a comprehensive synopsis on the DC fault characteristics and their transient behaviours, while addressing the utilisation of inductive termination installed at each end of the dedicated networks. Such study aims to provide an insight into the voltage and current fault signatures which could aid towards a reliable acumen amongst internal and external faults.

II. HVDC FAULTS

A. Pole-to-pole faults

Such faults occur as a result of direct contact or insulation breakdown between positive and negative conductors of a DC cable but such fault are not common, however, they can be severe to the system [7]. The HB-MMC converter arrangement during a pole-to-pole fault can also be classified into three sequential stages, however, due to the lack of DC-link capacitance the initial response is somewhat different to the aforementioned two-level converter topology [8].

B. Pole-to-ground faults

Faults of such nature are more common but they are less harmful to the system. In practice such faults are triggered when the insulation of the cable breaks and the live conductor gets in contact with the ground. During this type of faults the earthing arrangement of the converter plays a decisive role, as different current loops can be formed. Various earthing configurations can be achieved, but there is no specific standard in this respect, especially for MTDC networks [6]. Ground fault resistance cannot be ignored as its value can vary significantly, hence it is considered as one of the influencing factors in the short-circuit analysis. Assuming a $\Delta / Y_g$ transformer (with the
Y winding on the converter side) and mid-point earthed DC-link capacitors, a pole-to-ground fault for a two-level converter can be analysed systematically [7]. In MMC configuration with the same earthing arrangement of the transformer, the analysis of a pole-to-ground fault is much simpler. In fact since the DC-link capacitor is absent, the pole-to-ground fault evolves only around the steady state [8], which is initiated after the blocking of the IGBTs. Again, in this case the faulty pole voltage collapses to zero, while the healthy pole voltage rises towards 2 p.u., similarly to the two-level converter.

### III. System Modelling and Control

For the purpose of fault transient analysis two-level converter and half-bridge modular multilevel converter (HB-MMC) are investigated. The two-level converter is developed utilising detailed modelling of semiconductor devices, whilst the HB-MMC model is 201-level Type 3 and is developed utilising analysis in [10]. Specifically, the entire MMC is represented by the controlled voltage and current sources (Fig. 1). In equations and symbols describing the operation of the MMC index \( j \) defines the phase \((j = a, b, c)\) and index \( k \) defines the upper and lower position of the arm \((k = u, l)\) for upper arm and \( k = l \) for lower arm) in (1) and (2) respectively.

\[
v_{ctr}(j,k) = v_{Contot}(j,k) \cdot s(j,k) \quad (1)
\]

\[
i_{ctr}(j,k) = i_{Contot}(j,k) \cdot s(j,k) \quad (2)
\]

where \(s(j,k)\) is the sum of switching functions of the arm \((j,k)\) as defined in (3), \(v_{Contot}(j,k)\) is the sum of all capacitor values of an arm and \(i_{Contot}(j,k)\) is the current flowing through the corresponding arm of each phase.

\[
s(j,k) = \frac{1}{N} \sum_{i=1}^{N} s(j,k)(i) \quad (3)
\]

where \(N\) is the number of sub-modules and \(s(j,k)(i)\) is the switching function of each sub-module.

In order to satisfy a successful operation of an MMC the corresponding expressions (4)-(6) consequently define the DC voltages which must be satisfied simultaneously under all conditions and for each phase \( j, b, c \) accordingly.

\[
V_{dc} = v_{(j,u)} + v_{(j,l)} \quad (4)
\]

where \(v_{(j,u)}\) and \(v_{(j,l)}\) are the output voltages of upper and lower arm respectively (in phase \( j \)). The total voltage of each arm composites half of the DC voltage and it can be expressed for upper and lower arms by (5) and (6) respectively.

\[
\begin{align*}
\frac{V_{dc}}{2} &= v_{(j,u)} + L_{arm} \frac{di_{(j,u)}}{dt} - L_{ac} \frac{di_{ac(j)}}{dt} - R_{ac} \cdot i_{ac(j)} + e_{(j)} \\
\frac{V_{dc}}{2} &= v_{(j,l)} + L_{arm} \frac{di_{(j,l)}}{dt} + L_{ac} \frac{di_{ac(j)}}{dt} + R_{ac} \cdot i_{ac(j)} - e_{(j)}
\end{align*}
\]

where \(L_{arm}\) and \(L_{ac}\) are the arm and AC-side inductance respectively (as shown in Fig. 1), \(R_{ac}\) is the AC-side resistance, and \(e_{(j)}\) is the AC-side grid phase voltage. The upper and lower arm current in each phase can be expressed by (7) and (8) respectively.

\[
\begin{align*}
i_{(j,u)} &= \frac{i_{ac(j)}}{2} + i_{diff(j)} \\
i_{(j,l)} &= -\frac{i_{ac(j)}}{2} + i_{diff(j)}
\end{align*}
\]

where \(i_{ac(j)}\) is the output/input AC phase current and \(i_{diff(j)}\) is the differential current in each phase. Such current flows through the upper and lower arms without having any effect on the AC current and can be defined as:

\[
\begin{align*}
i_{diff(j)} &= \frac{i_{(j,u)} + i_{(j,l)}}{2} = i_{dc(j)} + i_{cc(j)} \\
i_{dc} &= i_{dc(a)} + i_{dc(b)} + i_{dc(c)}
\end{align*}
\]

where \(i_{dc(j)}\) is the DC phase current and \(i_{cc(j)}\) is the circulating current which occurs due to the unbalance of the upper and lower arm voltages of each phase [11]. The voltages in upper and lower arm can be expressed as in (11) and (12) respectively, taking the neutral point of the DC link as a reference point.

\[
\begin{align*}
v_{(j,u)} &= L_{arm} \frac{di_{(j,u)}}{dt} = v_{diff(j)} - v_{ac(j)} \quad (11) \\
v_{(j,l)} &= L_{arm} \frac{di_{(j,l)}}{dt} = v_{diff(j)} - v_{ac(j)} \quad (12)
\end{align*}
\]

where \(v_{diff(j)}\) is the differential voltage between the upper and lower arm and can be considered as the inner e.m.f generated in each phase and can be expressed as:

\[
v_{diff(j)} = \frac{V_{dc}}{2} - v_{(j,u)} = -\frac{V_{dc}}{2} + v_{(j,l)} = \frac{v_{(j)} - v_{(j,u)}}{2} \quad (13)
\]

By amalgamating (7), (8), (11) and (12) the relationship between AC phase current \(i_{ac(j)}\), the inner e.m.f \(v_{diff(j)}\) and the AC phase voltage \(v_{ac(j)}\) can be formulated as:

\[
\begin{align*}
v_{(j)} &= \left(\frac{L_{arm}}{2} + L_{ac}\right) \frac{di_{ac(j)}}{dt} + R_{ac} \cdot i_{ac(j)} + v_{diff(j)}
\end{align*}
\]

Fig. 1. A detailed single-phase representation of the MMC Type 3 model.
Converters AC current is therefore regulated by controlling the inner e.m.f $v_{dc,f}(j)$, thus, the classic current vector control strategy for conventional three-phase converters is applied by decoupling the controlled quantities in the corresponding $d-q$ frame alignments. An outer power controller and an inner current controller can also be employed in MMC, similar to that in Fig. 2. To control the AC current, the Clark-Park transformations are utilised to transfer (14) into the $d-q$ frame and the corresponding reference signals are described by (15) and (16) accordingly.

$$v_d^* = -(i_d^* - i_d) \left( K_p + \frac{K_i}{s} \right) + e_d = -\left( \frac{L_{arm}}{2} + L_{ac} \right) \omega \cdot i_q$$

$$v_q^* = -(i_q^* - i_q) \left( K_p + \frac{K_i}{s} \right) + e_q + \left( \frac{L_{arm}}{2} + L_{ac} \right) \omega \cdot i_d$$

(15)

(16)

where $i_d^*$ and $i_q^*$ are the reference signals from outer controller, $i_d$, $i_q$, $e_d$ and $e_q$ are the measured AC currents and voltages for $d$ and $q$ frame respectively, $k_p$ and $k_i$ are the PI-control parameters and $\omega$ is the fundamental frequency of the network. Fig. 2, illustrates the structure of the controller where the coupling and linearisation is performed according to [10]. In order to eliminate the circulating current $i_{cc}(j)$ which has a double fundamental frequency in the differential current in each converter leg, a Proportional Resonant-Circulating Current Suppression Controller (PR-CCSC) has been added to the main controller algorithm as described in [12]. Such controller will output a supplementary voltage reference $v^*_{abc}-2f$ which will be utilised during coupling and linearisation process. In order to emulate the over-current protection function of each sub-module, a DC fault current controller has been included in the operation of the converter. In this case the converter would behave as an uncontrolled rectifier as shown in Fig. 1 (blocked state). This is achieved by setting the control signal $v_{str}(j,k)$ in (1) to 0. The over-current threshold has been set to 1.5 kA according to [13]. The converter parameters for two-level and HB-MMC are enlisted in Table I.

### A. HVDC Networks

The two-level VSC and half-bridge MMC architectures described in Section III have been employed in the case study networks. In particular, the fault analysis which has been carried out for point-to-point transmission system includes both converter architectures (although not included in the paper for space reasons), while in the case of MTDC system (Fig. 3) only MMC based approach is considered.

### IV. SIMULATION-BASED FAULT ANALYSIS

This section includes comparative analysis of the HVDC network transients during DC faults for point-to-point and MTDC networks. The natural response of the converters has been investigated to provide the basis for the development of fast and highly discriminative DC protection method to ensure that the DC-line faults are isolated in such a way as to permit the VSC station to ride through the fault and remain connected to the DC grid. To comply with the IEC-61869 and IEC-61850:9-2 standards the simulated DC currents and voltages have been re-sampled at 96 kHz (in conjunction with the anti-aliasing filter applied prior to re-sampling). In all presented case studies the distance to fault is measured from the sending end of each line (indicated by the arrows in Fig. 3).

### TABLE I

<table>
<thead>
<tr>
<th>Parameter</th>
<th>HB-MMC</th>
<th>Two-Level VSC</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC Voltage $</td>
<td>V_{dc}</td>
<td>$</td>
</tr>
<tr>
<td>DC-Link Capacitance $</td>
<td>C_{dc}</td>
<td>$</td>
</tr>
<tr>
<td>IGBT $</td>
<td>R_{on}</td>
<td>$</td>
</tr>
<tr>
<td>Arm Inductance $</td>
<td>L_{arm}</td>
<td>$</td>
</tr>
<tr>
<td>Sub-module Capacitance $</td>
<td>C_{SM}</td>
<td>$</td>
</tr>
</tbody>
</table>

### TABLE II

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC Cable Resistance $</td>
<td>R_{dc}</td>
</tr>
<tr>
<td>DC Cable Inductance $</td>
<td>L_{dc}</td>
</tr>
<tr>
<td>DC Cable Capacitance $</td>
<td>C_{dc}</td>
</tr>
<tr>
<td>AC Voltage (L, RMS)</td>
<td>400 V</td>
</tr>
<tr>
<td>AC Frequency</td>
<td>50 Hz</td>
</tr>
<tr>
<td>X/R Ratio of AC Network</td>
<td>10</td>
</tr>
<tr>
<td>AC Short-Circuit Level</td>
<td>2 kVA</td>
</tr>
<tr>
<td>Interfacing Transformer Voltages</td>
<td>400/400 kV</td>
</tr>
</tbody>
</table>

Fig. 3. HVDC networks investigated as separate of three-terminal network.
A. Point-to-point HVDC network

An automated simulation routine was developed to iteratively change the fault position and resistance in order to capture the natural response of the system under a variety of fault conditions. Due to space limitations those waveforms are not included here, however, they follow very similar pattern to those presented in [9]. Based on these waveforms the rate of change of DC current ($\frac{di}{dt}$) and voltage ($\frac{du}{dt}$) have been calculated. For VSC-HVDC applications it is believed that the transient current components are more applicable in protection as the DC capacitors form the fundamental boundaries of the DC transmission [16]. Nevertheless, in order to offer a better insight into the fault response, maximum values of $\frac{du}{dt}$ are also included in Table III. For the two-level converter, it was observed that distance to fault has a significant impact on the current characteristics. As expected, for close up faults the rise of current is faster and the current magnitude reaches higher levels due to lower overall fault loop impedance. Therefore, the converter and associated cables are more vulnerable. With increasing distance to fault, the values of $R$ and $L$ included in the fault loop naturally increase. The higher values of $L$ increases the rise time (by limiting the rate of change of current), while the higher values of $R$ reduces the current peak values. The reduction of rate of change can be observed on voltages and currents in Table III.

In case of pole-to-ground faults the fault resistance seems to have a predominant limiting effect on the fault current. However, higher fault resistance does not provide any increase of the rise time, as it does not include any additional inductance. Regarding the cable current and its rate of change, the MMC follows the decreasing pattern similar to the two-level converter. However the maximum values reached for cable current and $\frac{di}{dt}$ are significantly lower due to the lack of DC-link capacitor and the arm inductance of the converter.

Note that the values of $\frac{du}{dt}$ are significantly higher and they are not affected so much by the distance and fault resistance. This is due to the fact that after a certain threshold of fault current the sub-modules will turn-off to protect themselves from damage. During such fast transition the converter will behave as an uncontrolled rectifier which will result in high fall rate of DC voltage. However, in the case of two-level converter the fall rate of DC voltage is lower due to the voltage support of DC-link capacitor. To better illustrate the impact of distance to fault and ground fault resistance, Table III includes maximum values of $\frac{di}{dt}$ and $\frac{du}{dt}$ for the two-level converter and HB-MMC.

B. HV-MTDC network

Pole-to-pole faults have been applied to the MTDC network in Fig. 3 in four different locations. The analysis in this section takes into account Terminal 1 (T1) as the point of reference where local DC voltage and current measurements are taken. In this convention F1 is considered a close-up internal fault (20 km from T1), F2 is considered a remote internal fault (250 km from T1), F3 is an external fault, and F4 is a busbar fault (also external to the line). The challenging is the discrimination between remote internal fault F2, and external fault F3 and F4.

C. Internal Fault

Fig. 4, shows the system response for F1 triggered at $t_0 = 0.1$ s and as expected, during the fault high currents flow through all the lines, especially through the faulty DC Line 1. Observing the voltages, it can be seen that at $t = t_1$ the first wave reaches T1 which corresponds to the time that takes the first wave to travel from the fault location F1 to T1 (20 km) and is equal to 0.068 ms. At $t = t_2$ another set of waves reach T2 and T3 which correspond approximately to 0.78 ms after the fault inception. It is difficult to distinguish the time difference in such voltages as the fault distance from T2 is 230 km and from T3 is 220 km. However, there are some very distinctive features in the voltages at T1 and T2. In particular, T2 has only one inductor ($L_{21}$) separating it from the fault while between T1 and F1, three inductor exist in the fault path ($L_{32} + L_{23} + L_{21}$).

![Fig. 4. System response for pole-to-pole internal fault (F1) at DC Line 1. Cable currents and terminal voltages.](image)

This results in reduction of the rate of rise of fault current (especially for the fault fed from MMC3), and also the voltage...
waveform at $T_2$ at $t = t_2$ shows clearly much sharper step change than the voltage waveform at $T_1$, where the change is much more gradual. What is also important to report in the context of protection is the blocking (or bypassing) action of the converters control system ($t = t_{\text{Block}}$), which has a clear impact on the currents and voltages. The blocking operation is really hard to predict as it depends on the location of the fault within the HVDC grid, the fault type, the operating condition of each converter (i.e. rectification or inversion) but also on the control mode selection (e.g. $V_{dc}$ or P/Q).

**D. External Fault**

Fig. 5, shows the system response to an external pole-to-pole fault $F_3$ on the DC Line 3 triggered at $t_0 = 0.1\ s$. Again, during the fault high currents flow through the lines but this time the faulty DC Line 3 is the most stressed. The voltage waveforms have a different response due to the different fault location within the HVDC grid and the formation of different fault paths and operating conditions. In particular, when observing voltages, its seen that at the fault inception $t = t_0$ the first wave is present at $T_2$. This is due to the fact that the distance is practically zero and there are no propagation delays involved. At $t = t_1$ (which is approximately 0.4 ms after the fault) the first wave reaches $T_3$ which corresponds to the time that takes the first wave to travel from the fault to $T_3$ (120 km). At $t = t_2$ another wave reaches $T_1$. Such wave is not so sharp as the other waves due to the total inductance included in the fault path as seen by $T_1$ which is equal to $L_{12} + L_{21} + L_{23}$.

![system response](image)

**Fig. 5. System response for pole-to-pole external fault ($F_3$) at DC Line 2. Cable currents and terminal voltages.**

**E. Fault Discrimination**

This section provides a way of discrimination between internal and external faults and is assumed that the local measurements are taken at $T_1$ and the protected line is DC Line 1. The line currents, DC voltages at $T_1$ as well as the voltages on the line side of the inductor $L_{12}$ are recorded. The key challenge here is to achieve discrimination for end-of-line forward faults. In the case of reverse faults (i.e. on DC line 2) it would result in the reversal of current direction in DC Line 1 which is easy to detect through suitably selected threshold. To establish if the forward fault is internal or external this paper suggests that voltage signals are used only. Fig. 6, illustrates the voltage signatures (on the terminal and line side of inductor $L_{12}$) for the four fault case studies. In all cases there is a significant difference between the two (top plots) captured voltage waveforms for internal faults which appear to have distinctive sharp edges which are more pronounced on the line side of inductor $L_{12}$ (as the measuring point is closer to the fault and does not have any lumped reactor in-between).

As for external faults, there are no sharp edges on the voltage waveforms. This is expected since for any external fault the equivalent inductance included in the fault current path is always significantly larger than for the internal fault due to the installed lumped reactors. For example, in the case of busbar fault ($F_4$, Fig. 6-bottom right) the equivalent inductance includes the reactors $L_{12} + L_{21}$ while for any external fault on DC line 3 ($F_5$, Fig. 6-bottom left) the equivalent inductance includes $L_{12} + L_{21} + L_{23}$.

The key feature for the achievement of the end-of-line discrimination lies in the utilisation of the rate of change of the line side voltage which is illustrated in Fig. 7-top for all considered fault cases. By observing the close-up inspection area depicted in Fig. 7-bottom it can be seen that for the remote internal fault the rate of change of DC voltage reaches the values approximately $1.5 \cdot 10^5 \text{ kV/s}$. However, for any external fault the values are below $0.5 \cdot 10^5 \text{ kV/s}$ during the first ms after the fault. This gives a relatively wide margin to achieve reliable discrimination. In order to ensure both dependability and security of protection a scheme with two-stage logic could be used. The first stage would include a criterion to indicate the occurrence of a fault within the DC grid. This could be based on instantaneous over-current, under-voltage or a combination of the two. The second stage would utilise the rate of change of DC voltage which would be compared with a pre-defined (carefully tuned) threshold in order to provide an indication whether the fault is internal or external.

**V. Conclusions**

In this paper, pole-to-pole/ground fault analysis of the two-level VSC-based and MMC DC systems have been performed. Both point-to-point and multi-terminal HVDC networks have been considered. Stage definitions of the fault response for each of the converter architectures are described which have assisted in characterising the DC faults. Based on the fault current waveform analysis and point-to-point studies, it can be observed that the two-level VSC generates larger DC fault currents than the MMC which is primarily due to the large DC-link capacitor. The utilisation of inductive terminations in DC lines limits the rate of rise of fault current and provides very useful voltage signatures which assist in reliable discrimination.
Fig. 6. Terminal 1 and inductor voltage for pole-to-pole internal, external and busbar faults. Close-up internal fault (F2) at DC Line 1 (20 km from T1), remote internal fault (F2) at DC Line 1 (250 km from T1), external fault (F3) at DC Line 3 (0 km from T2) and busbar fault (F4) at T2.

Fig. 7. Rate of change of line side inductor voltage for pole-to-pole faults. Close-up internal fault at DC Line 1 (20 km from T1) and close-up inspection.

between internal and external faults. In particular, in the case of multi-terminal network such discrimination can be achieved by calculating and continuously monitoring the rate of change of DC voltage on the line side of the installed inductor.

REFERENCES


