

Manuscript version: Author's Accepted Manuscript

The version presented in WRAP is the author's accepted manuscript and may differ from the published version or Version of Record.

Persistent WRAP URL:

<http://wrap.warwick.ac.uk/161786>

How to cite:

Please refer to published version for the most recent bibliographic citation information. If a published version is known of, the repository item page linked to above, will contain details on accessing it.

Copyright and reuse:

The Warwick Research Archive Portal (WRAP) makes this work by researchers of the University of Warwick available open access under the following conditions.

Copyright © and all moral rights to the version of the paper presented here belong to the individual author(s) and/or other copyright owners. To the extent reasonable and practicable the material made available in WRAP has been checked for eligibility before being made available.

Copies of full items can be used for personal research or study, educational, or not-for-profit purposes without prior permission or charge. Provided that the authors, title and full bibliographic details are credited, a hyperlink and/or URL is given for the original metadata page and the content is not changed in any way.

Publisher's statement:

Please refer to the repository item page, publisher's statement section, for further information.

For more information, please contact the WRAP Team at: wrap@warwick.ac.uk.

Simulations and Measurements of Failure Modes in SiC Cascode JFETs under Short Circuit Conditions

Sunday Nereus Agbo
School of Engineering
University of Warwick
Coventry, United Kingdom
Nereus.Agbo@warwick.ac.uk

Erfan Bashar
School of Engineering
University of Warwick
Coventry, United Kingdom
E.Bashar@warwick.ac.uk

Ruizhu Wu
School of Engineering
University of Warwick
Coventry, United Kingdom
Robert.Wu.1@warwick.ac.uk

Simon Mendy
School of Engineering
University of Warwick
Coventry, United Kingdom
S.Mendy@warwick.ac.uk

Jose Ortiz Gonzalez
School of Engineering
University of Warwick
Coventry, United Kingdom
J.A.Ortiz-
Gonzalez@warwick.ac.uk

Olayiwola Alatise
School of Engineering
University of Warwick
Coventry, United Kingdom
O.alatise@warwick.ac.uk

Abstract—Using experimental measurements and finite element simulations, this paper investigates the failure mode of SiC Cascode JFETs under short circuit (SC) conditions. Unlike SiC MOSFETs, where failure results in a shorted gate-source terminal (resulting from gate oxide failure), in SiC Cascode JFETs, failure usually occurs in drain-source short with the gate of the Low Voltage (LV) silicon MOSFET still operational. Measurements show that after the LV Si MOSFET gate is turned OFF, a high tail current results in the Cascode drain terminal with the drain-source voltage falling to approximately half of the blocking voltage, suggesting that the JFET is in linear mode. Finite element simulations show that thermally generated carriers in the JFET depletion region cause high leakage currents through the internal JFET gate terminal capable of turning-ON the JFET (after turn-OFF of the LV Si MOSFET) into linear mode. The measured short circuit withstand time (SCWT) is shown to be independent of temperature unlike silicon MOSFETs where the SC withstand time increases with the initial temperature.

Keywords—Short Circuit, SiC, Cascode JFET, TCAD simulations, Robustness, Reliability

I. INTRODUCTION

SiC Cascode JFETs are a promising device technology that combines the gate oxide reliability of silicon MOSFETs with the fast switching of SiC MOSFETs [1, 2]. SiC MOSFETs have been reported to have reduced gate oxide reliability compared to silicon MOSFETs and IGBTs [3-7], hence, the Cascode is attractive because it avoids the problem of increased interface trap density and fixed oxide traps in SiC/SiO₂ MOS interfaces. The cascode is formed by connecting a low voltage (LV) silicon MOSFET between the gate-source terminals of a High Voltage (HV) SiC JFET so that the normally ON operation of the JFET is converted into normally OFF operation (as long as the MOSFET breakdown voltage is larger than the magnitude of the JFET pinch-off voltage). Fig. 1 shows the internal configuration of the cascode structure.




Fig. 1. SiC Cascode JFET structure

As SiC cascode JFETs are gaining popularity in different applications [8-10], reliability and robustness studies are fundamental for increasing their adoption. Hence, it has become necessary to understand the failure mode of SiC devices under short circuit (SC) conditions. In SiC MOSFETs, various studies have shown that the gate terminal is the failure point under SC conditions. This results from thermally generated carriers tunnelling through the gate oxide thereby causing permanent damage [11-15].

The performance of SiC Cascode JFETs under SC conditions has also been evaluated previously [16, 17], where the trade-off between the short circuit withstand time SCWT and specific on-resistance is demonstrated. In SiC Cascode JFETs, since a LV silicon MOSFET is used, the failure mode is different. For example, considering unclamped inductive switching (UIS), previous studies indicated the key role of the gate leakage current of the JFET during UIS conditions [18-20]. This paper aims to investigate the failure modes of SiC Cascode JFETs during SC conditions. This is achieved by performing

single pulse SC tests on SiC Cascode JFETs while increasing the pulse duration to the point of failure. These measurements are performed at different initial junction temperatures to investigate the temperature sensitivity of the SCWT. TCAD simulations are used to understand the internal physics of the device under short circuit so as to understand the failure mode.

This paper is structured as follows, in section II, the SC experimental methodology and experimental results are presented, Section III presents SC finite element (FE) simulations of the Cascode JFET performed in SILVACO TCAD and Section IV concludes the paper.

II. SHORT CIRCUIT EXPERIMENT

A. Short Circuit Methodology

The short circuit test system is shown in Fig. 2(a), with the electrical schematic show in Fig. 2(b). It comprises of a DC voltage source (400 V), DC link capacitors, a control IGBT, and the Device Under Test (DUT). The DUT is a 650 V/31 A SiC Cascode JFET from UnitedSiC with datasheet reference UJ3C065080K3S and the control IGBT is a 1200 V/1000 A IGBT from Infineon with datasheet reference FF1000R17IE4. A DSP is used to control the gate drivers of the IGBT and the SiC Cascode JFET in a non-destructive short circuit [21, 22]. The IGBT is turned ON before the DUT and turned-OFF after the DUT thereby ensuring the DUT is disconnected from the power supply, after the defined short circuit test duration, as shown in Fig. 3. The IGBT is a 1000 A power module hence, is





Fig. 2. (a) Experimental setup (b) Electrical Schematic




Fig. 3 Gate signals during the short circuit test

not susceptible to failure at the short circuit current levels of the evaluated SiC Cascode JFET.

B. Short Circuit Results

Fig. 4 shows measurements of SC currents in the SiC Cascode JFET for various durations. The duration of the SC is extended until the device fails. As seen in Fig. 4, the device fails with drain-source current runaway. Subsequent failure analysis revealed that the drain-source terminals of the Cascode device where short-circuited with the gate-source terminals still functional. Fig. 5 shows the corresponding drain-source voltage measurements showing a precipitous reduction in V_{DS} although not to zero as would be expected in a proper drain-source short-




Fig. 4. Short circuit current measurements for different durations until failure




Fig. 5. Corresponding Short circuit Voltage measurements.

circuit. Finite element simulations will show that this is due to the JFET turning ON.

In the case of the SiC cascode, the last pass short-circuit current transient for different initial case temperatures is shown in Fig. 6. Although there is a slight reduction of the peak current with increasing case temperature, the SCWT is temperature invariant. Different device technologies will have different short-circuit performance, hence, similar measurements of SCWT were performed at different initial case temperatures for a 650 V SiC Trench MOSFET with datasheet reference SCT3080AL, a 650 V Silicon super-junction MOSFETs with datasheet reference IPW65R080CFDA and a 650 V silicon MOSFET with datasheet reference SiHG33N60EF. All devices have similar current ratings between 30 A and 40 A at 25 °C. The SCWTs for these devices are shown in Fig. 7 where the SiC Cascode device has a SCWT independent of initial temperature whereas the silicon devices have SCWTs that increase with initial temperature. In this case of the SiC Trench MOSFET, the SCWT reduces with temperature.




Fig. 6. Short circuit current transients for the SiC Cascode for different initial case temperatures




Fig. 7. SCWT measured for different technologies at different temperatures

III. FINITE ELEMENT SIMULATIONS

The SiC Cascode JFET has been simulated in SILVACO using mixed-mode TCAD simulations with the structure parameters shown in Table I. Fig. 8 shows the structure of the device used in the simulations.

TABLE I. Simulation parameters for SiC Cascode JFET

Parameter	Values
Source doping (cm ⁻³)	1x10 ¹⁹
Channel Length (μm)	1.2
Drift layer thickness (μm)	6.0
Drift layer doping (cm ⁻³)	2.33x10 ¹⁶
Drain doping (cm ⁻³)	1x10 ¹⁹
Channel doping (cm ⁻³)	2.33x10 ¹⁶
JFET gate doping (cm ⁻³)	1x10 ¹⁹
Cell pitch (μm)	3.2
Area factor (μm)	6x10 ⁵
Breakdown (V)	800




Fig. 8. Simulated SiC Cascode JFET structure

The drift region of the simulated device is designed for a theoretical breakdown of 800 V, usual breakdown voltage for a 650 V rated device. For the simulations in SILVACO, the physical models CVT (accounts for the inversion layer mobility), BGN (accounts for bandgap narrowing at high temperatures), SRH (accounts for carrier lifetime), ANALYTIC (accounts for the low field mobility), FLDMOB (accounts for field dependent effective mobility), and AUGER (accounts for Auger recombination at high carrier densities) were enabled. The heat flow within the device is calculated by enabling the LAT.TEMP model statement. To further increase the accuracy of the chip temperature, the temperature dependent heat capacity of 4H-SiC is specified using values from the literature [23].

Fig. 9 and Fig. 10 show the simulated short circuit currents and voltages extracted from SILVACO. The results show the short circuit current and voltage waveforms for different short circuit durations. Also shown in Fig. 9 is the extracted hotspot temperature. Hot-spot temperatures of more than 1000 °C are observed in these simulations. The simulation predicts thermal runaway of the drain source current during failure and the simulated V_{DS} characteristics are similar to the experimental results in Fig. 5. To understand the internal physics of failure,




Fig. 9. Simulated short circuit current characteristics of SiC Cascode JFET




Fig. 10 Simulated short circuit drain-source voltage characteristics of SiC Cascode JFET




Fig. 11. Simulated internal JFET gate current

the gate current of the JFET is extracted from the simulation, as shown in Fig. 11 for the different short circuit durations.

This gate current should always be on the order of magnitude of micro-amperes since it is a leakage current of a reverse biased PN junction when the device is turned OFF. However, the point of failure (approximately point D in Fig. 11) shows a significant increase in the JFET gate leakage current, which occurs at the end of the LV silicon MOSFET turn-ON duration. The leakage current observed here is the result of thermally generated carriers in the device resulting in thermal runaway. This JFET gate leakage current causes a voltage drop at the gate-source terminal of the JFET due to R_{G-JFET} . If the voltage drop across

R_{G-JFET} is large enough to turn the JFET ON, the device will operate in linear mode and since the silicon MOSFET is OFF and the channel is closed, the current will flow through the JFET gate thereby causing damage. Since the LV silicon MOSFET is OFF, it is not damaged by the excessive SC currents hence, remains operational after the short circuit failure. Fig. 12 shows the schematic of the Cascode JFET indicating the SC current flow path before and during failure. Before failure, all the current flows through the LV Si MOSFET, but as the device is closer to failure, the JFET gate current increases.




Fig. 12. Cascode schematic showing current flow path under SC Failure

The 2D current density plots from the simulated Cascode JFET can be key for explaining this failure mechanism. The device 2D current density plots and 2D temperature plots have been extracted from the simulation for two different pulse durations case 1: pulse before failure (4.5 µs), and case 2: Failure pulse (5 µs). The 2D current density plots were extracted at the time instants A(3.5 µs), B(4.5 µs) C(5 µs) and D(5.3 µs) indicated in Fig. 11.

Fig. 13(a) to Fig. 13(d) show the 2D current density contour plots corresponding to the short circuit pulse before failure case. Analysing the current contours in Fig. 13(a) to Fig. 13(d), the current density in the regions adjacent to the JFET gate does not increase substantially during the short-circuit pulse. As the LV MOSFET is switched OFF carrier generation in the JFET depletion region reduces indicating a successful suppression the SC current. The leakage current through the JFET gate can be seen in all four current density plots and its peak value occurs at time instant C (Fig. 11) and a reduction is observed at time instant D the current through the gate reduces as confirming Fig. 11.

Fig. 14 shows the extracted carrier density along the cross-sectional outline shown in Fig. 13. The extracted cross-sectional outline is done along the JFET gate, providing a clearer assessment the JFET gate leakage current.

Fig. 15 shows the simulated temperature in the JFET and the LV Si MOSFET at time instant D (5.3 µs) from Fig. 11. The MOSFET is approximately at 29 °C indicating a slight increase from the starting temperature of 27 °C while the JFET hotspot has not reached the critical failure temperature. This shows that all the SC energy dissipated by the SiC Cascode JFET is dissipated by the HV JFET without any stress on the LV MOSFET, confirming results previously reported [17, 20].




Fig. 13. 2D Current density contour plots during SC, SC pulse duration = 4.5 μ s
 (a) Time instant A (3.5 μ s) (b) Time instant B (4.5 μ s) (c) Time instant C (5 μ s) (d) Time instant D (5.3 μ s)




Fig. 14. Extracted total current density along cross-section outline at different time instants (SC pulse duration = 4.5 μ s)




Fig. 15. 2D Temperature distribution plot showing JFET temperature in comparison to LV MOSFET temperature (SC pulse duration = 4.5 μ s)

The 2D current density contour plots of the device subjected to the short circuit failure pulse case are shown in Fig. 16(a) to Fig. 16(d). Compared with the no failure case, Fig. 16 (c) and Fig. 16(d) show an increase in thermally generated carriers in the JFET depletion region. This causes a failure in the JFET gate PN junction leading to currents of magnitude greater than 20 A to flow out of the JFET gate, as can be seen in Fig.11. Current

of this magnitude is enough to induce a voltage on R_{GFET} greater than the magnitude of the JFET pinch-off, thereby turning ON the JFET channel and causing the JFET to operate in linear mode. In this mode, the short circuit current flows from the JFET




Fig. 16. 2D Current density contour plots during SC, SC pulse duration = 5 μ s
 (a) Time instant A (3.5 μ s) (b) Time instant B (4.5 μ s) (c) Time instant C (5 μ s) (d) Time instant D (5.3 μ s)




Fig. 17. Extracted total current density along cross-section cutline at time instant D (5.3 μ s). SC pulses of 4.5 μ s (NO FAIL) and 5 μ s (FAIL)

drain into the gate terminal since the LV MOSFET is off as shown in Fig.12.

Fig. 17 compares the extracted current density along the cross-sectional cutline of the JFET at the time instant D (5.3 μ s), for the two evaluated cases. These cases are: (i) device failing at 5 μ s and (ii) device successfully turning OFF at 4.5 μ s. The highest current density, as expected is in the JFET channel and




Fig.18 2D Temperature distribution plot showing JFET temperature in comparison to LV MOSFET temperature (SC pulse duration = 5 μ s)

a considerable increase of the JFET gate leakage current is observed in the case of the failed device.

Fig. 18 shows the simulated temperature in the JFET and the LV Si MOSFET at time instant D (5.3 μ s) for the failed case. In this case, the MOSFET hotspot temperature only experiences a

negligible increase (27 °C to 31 °C), whereas the JFET has exceeded the failure temperature for SiC and undergoes thermal failure.

IV. CONCLUSION

Finite element simulations and measurements show that SiC Cascode JFETs fail under with source-drain short circuit failure due to excessive leakage currents flowing through the JFET gate resulting from thermally generated carriers in the depletion region. The LV MOSFET is usually operational since it turns OFF safely while the JFET undergoes thermal runaway. The short circuit withstand time of the JFET is shown to be independent of the initial device temperature. Similar measurements performed on similarly rated silicon MOSFETs showed that the SCWT increases with temperature while in SiC Trench MOSFETs that SCWT reduces with initial device temperature. This indicates that the failure mode in SiC Cascode JFETs is independent of initial device temperature.

REFERENCES

- [1] Z. Li and A. Bhalla, "USCi SiC JFET Cascode and Super Cascode Technologies," in *PCIM Asia 2018; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management*, 26-28 June 2018 2018, pp. 1-6.
- [2] A. R. Alonso, M. F. Díaz, D. G. Lamar, M. A. P. d. Azpeitia, M. M. Hernando, and J. Sebastián, "Switching Performance Comparison of the SiC JFET and SiC JFET/Si MOSFET Cascode Configuration," *IEEE Transactions on Power Electronics*, vol. 29, no. 5, pp. 2428-2440, 2014, doi: 10.1109/TPEL.2013.2283144.
- [3] J. O. Gonzalez, R. Wu, S. Jahdi, and O. Alatise, "Performance and Reliability Review of 650 V and 900 V Silicon and SiC Devices: MOSFETs, Cascode JFETs and IGBTs," *IEEE Transactions on Industrial Electronics*, vol. 67, no. 9, pp. 7375-7385, 2020, doi: 10.1109/TIE.2019.2945299.
- [4] J. Ortiz Gonzalez, R. Wu, S. N. Agbo, and O. Alatise, "Robustness and reliability review of Si and SiC FET devices for more-electric-aircraft applications," *Microelectronics Reliability*, vol. 100-101, p. 113324, 2019.
- [5] K. Puschkarsky, T. Grasser, T. Aichinger, W. Gustin, and H. Reisinger, "Review on SiC MOSFETs High-Voltage Device Reliability Focusing on Threshold Voltage Instability," *IEEE Transactions on Electron Devices*, vol. 66, no. 11, pp. 4604-4616, 2019, doi: 10.1109/TED.2019.2938262.
- [6] M. Beier-Moebius and J. Lutz, "Breakdown of Gate Oxide of SiC-MOSFETs and Si-IGBTs under High Temperature and High Gate Voltage," in *PCIM Europe 2017; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management*, 16-18 May 2017 2017, pp. 1-8.
- [7] J. O. Gonzalez and O. Alatise, "Bias Temperature Instability and Junction Temperature Measurement Using Electrical Parameters in SiC Power MOSFETs," *IEEE Transactions on Industry Applications*, vol. 57, no. 2, pp. 1664-1676, 2021, doi: 10.1109/TIA.2020.3045120.
- [8] R. Wu, J. O. Gonzalez, Z. Davletzhanova, P. A. Mawby, and O. Alatise, "The Potential of SiC Cascode JFETs in Electric Vehicle Traction Inverters," *IEEE Transactions on Transportation Electrification*, vol. 5, no. 4, pp. 1349-1359, 2019, doi: 10.1109/TTE.2019.2954654.
- [9] S. S. Alharbi, S. S. Alharbi, and M. Matin, "Transformer-less High-Gain DC-DC Converter with SiC Cascode JFETs for High-Voltage Applications," in *2018 IEEE International Power Modulator and High Voltage Conference (IPMHVC)*, 3-7 June 2018 2018, pp. 37-41, doi: 10.1109/IPMHVC.2018.8936777.
- [10] U. Mehrotra, B. Ballard, and D. C. Hopkins, "High Current Medium Voltage Bidirectional Solid State Circuit Breaker using SiC JFET Super Cascode," in *2020 IEEE Energy Conversion Congress and Exposition (ECCE)*, 11-15 Oct. 2020 2020, pp. 6049-6056, doi: 10.1109/ECCE44975.2020.9236347.
- [11] J. Liu, G. Zhang, B. Wang, W. Li, and J. Wang, "Gate Failure Physics of SiC MOSFETs Under Short-Circuit Stress," *IEEE Electron Device Letters*, vol. 41, no. 1, pp. 103-106, 2020, doi: 10.1109/LED.2019.2953235.
- [12] P. D. Reigosa, F. Iannuzzo, H. Luo, and F. Blaabjerg, "A Short-Circuit Safe Operation Area Identification Criterion for SiC MOSFET Power Modules," *IEEE Transactions on Industry Applications*, vol. 53, no. 3, pp. 2880-2887, 2017, doi: 10.1109/TIA.2016.2628895.
- [13] A. Agarwal, A. Kanale, K. Han, B. J. Baliga, and S. Bhattacharya, "Impact of Gate Oxide Thickness on Switching and Short Circuit Performance of 1200 V 4H-SiC Inversion-channel MOSFETs," in *2019 IEEE 7th Workshop on Wide Bandgap Power Devices and Applications (WiPDA)*, 29-31 Oct. 2019 2019, pp. 59-62, doi: 10.1109/WiPDA46397.2019.8998839.
- [14] X. Chen *et al.*, "Investigation on Short-Circuit Characterization and Optimization of 3.3-kV SiC MOSFETs," *IEEE Transactions on Electron Devices*, vol. 68, no. 1, pp. 184-191, 2021, doi: 10.1109/TED.2020.3037262.
- [15] K. Tani, J. Sakano, and A. Shima, "Analysis of short-circuit break-down point in 3.3 kV SiC-MOSFETs," in *2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, 13-17 May 2018 2018, pp. 383-386, doi: 10.1109/ISPSD.2018.8393683.
- [16] D. Marroqui, A. Garrigos, J. M. Blanes, R. Gutierrez, E. Maset, and F. Iannuzzo, "SiC MOSFET vs SiC/Si Cascode short circuit robustness benchmark," *Microelectronics Reliability*, vol. 100-101, p. 113429, 2019/09/01/ 2019, doi: <https://doi.org/10.1016/j.microrel.2019.113429>.
- [17] X. Q. Li, A. Bhalla, and P. Alexandrov, "Short-Circuit Capability of SiC Cascode," *Materials Science Forum*, vol. 924, pp. 871-874, 2018, doi: 10.4028/www.scientific.net/MSF.924.871.
- [18] S. N. Agbo, J. Ortiz Gonzalez, R. Wu, S. Jahdi, and O. Alatise, "UIS performance and ruggedness of stand-alone and cascode SiC JFETs," *Microelectronics Reliability*, vol. 114, p. 113803, 2020/11/01/ 2020, doi: <https://doi.org/10.1016/j.microrel.2020.113803>.
- [19] S. N. Agbo, J. Ortiz-Gonzalez, and O. Alatise, "Performance of SiC cascode JFETs under single and repetitive avalanche pulses," *Microelectronics Reliability*, vol. 110, p. 113644, 2020/07/01/ 2020, doi: <https://doi.org/10.1016/j.microrel.2020.113644>.
- [20] X. Li, A. Bhalla, P. Alexandrov, J. Hostetler, and L. Fursin, "Investigation of SiC Stack and Discrete Cascodes," in *PCIM Europe 2014; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management*, 20-22 May 2014 2014, pp. 1-8.
- [21] L. Smirnova, J. Pyrhönen, F. Iannuzzo, W. Rui, and F. Blaabjerg, "Round busbar concept for 30 nH, 1.7 kV, 10 kA IGBT non-destructive short-circuit tester," in *2014 16th European Conference on Power Electronics and Applications*, 26-28 Aug. 2014 2014, pp. 1-9, doi: 10.1109/EPE.2014.6910712.
- [22] R. Wu, S. Mendy, N. Agbo, J. O. Gonzalez, S. Jahdi, and O. Alatise, "Performance of Parallel Connected SiC MOSFETs under Short Circuits Conditions," *Energies*, vol. 14, no. 20, 2021, doi: 10.3390/en14206834.
- [23] A. Tsibizov, I. Kovacevic-Badstubner, B. Kakarla, and U. Grossner, "Accurate Temperature Estimation of SiC Power mosfets Under Extreme Operating Conditions," *IEEE Transactions on Power Electronics*, vol. 35, no. 2, pp. 1855-1865, 2020-02-01 2020, doi: 10.1109/tpe.2019.2917221.