The Library
FPGA-based systolic deconvolution architecture for upsampling
Tools
Raj, Alex Noel Joseph, Cai, Lianhong, Li, Wei, Zhuang, Zhemin and Tjahjadi, Tardi (2022) FPGA-based systolic deconvolution architecture for upsampling. PeerJ Computer Science, 8 . e973. doi:10.7717/peerj-cs.973 ISSN 2376-5992.
|
PDF
WRAP-FPGA-based-systolic-deconvolution-architecture-upsampling-VoR-Tjahjadi-2022.pdf - Published Version - Requires a PDF viewer. Available under License Creative Commons Attribution 4.0. Download (5Mb) | Preview |
Official URL: https://doi.org/10.7717/peerj-cs.973
Abstract
A deconvolution accelerator is proposed to upsample n × n input to 2n × 2n output by convolving with a k × k kernel. Its architecture avoids the need for insertion and padding of zeros and thus eliminates the redundant computations to achieve high resource efficiency with reduced number of multipliers and adders. The architecture is systolic and governed by a reference clock, enabling the sequential placement of the module to represent a pipelined decoder framework. The proposed accelerator is implemented on a Xilinx XC7Z020 platform, and achieves a performance of 3.641 giga operations per second (GOPS) with resource efficiency of 0.135 GOPS/DSP for upsampling 32 × 32 input to 256 × 256 output using a 3 × 3 kernel at 200 MHz. Furthermore, its high peak signal to noise ratio of almost 80 dB illustrates that the upsampled outputs of the bit truncated accelerator are comparable to IEEE double precision results.
Item Type: | Journal Article | ||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Subjects: | Q Science > Q Science (General) T Technology > TA Engineering (General). Civil engineering (General) T Technology > TK Electrical engineering. Electronics Nuclear engineering |
||||||||||||||||||
Divisions: | Faculty of Science, Engineering and Medicine > Engineering > Engineering | ||||||||||||||||||
Library of Congress Subject Headings (LCSH): | Image processing -- Digital techniques, Image processing -- Mathematics, Deep learning (Machine learning), Field programmable gate arrays | ||||||||||||||||||
Journal or Publication Title: | PeerJ Computer Science | ||||||||||||||||||
Publisher: | PeerJ | ||||||||||||||||||
ISSN: | 2376-5992 | ||||||||||||||||||
Official Date: | 2022 | ||||||||||||||||||
Dates: |
|
||||||||||||||||||
Volume: | 8 | ||||||||||||||||||
Article Number: | e973 | ||||||||||||||||||
DOI: | 10.7717/peerj-cs.973 | ||||||||||||||||||
Status: | Peer Reviewed | ||||||||||||||||||
Publication Status: | Published | ||||||||||||||||||
Access rights to Published version: | Open Access (Creative Commons) | ||||||||||||||||||
Date of first compliant deposit: | 18 May 2022 | ||||||||||||||||||
Date of first compliant Open Access: | 18 May 2022 | ||||||||||||||||||
RIOXX Funder/Project Grant: |
|
Request changes or add full text files to a record
Repository staff actions (login required)
View Item |
Downloads
Downloads per month over past year