Skip to content Skip to navigation
University of Warwick
  • Study
  • |
  • Research
  • |
  • Business
  • |
  • Alumni
  • |
  • News
  • |
  • About

University of Warwick
Publications service & WRAP

Highlight your research

  • WRAP
    • Home
    • Search WRAP
    • Browse by Warwick Author
    • Browse WRAP by Year
    • Browse WRAP by Subject
    • Browse WRAP by Department
    • Browse WRAP by Funder
    • Browse Theses by Department
  • Publications Service
    • Home
    • Search Publications Service
    • Browse by Warwick Author
    • Browse Publications service by Year
    • Browse Publications service by Subject
    • Browse Publications service by Department
    • Browse Publications service by Funder
  • Help & Advice
University of Warwick

The Library

  • Login
  • Admin

Benchmarking the robustness of Si and SiC MOSFETs : unclamped inductive switching and short-circuit performance

Tools
- Tools
+ Tools

Ortiz Gonzalez, Jose Angel, Deb, A., Bashar, Erfan, Agbo, S. N., Jahdi, S. and Alatise, Olayiwola M. (2022) Benchmarking the robustness of Si and SiC MOSFETs : unclamped inductive switching and short-circuit performance. Microelectronics Reliability . 114719. doi:10.1016/j.microrel.2022.114719 ISSN 00262714. (In Press)

[img]
Preview
PDF
1-s2.0-S0026271422002438-main.pdf - Published Version - Requires a PDF viewer.
Available under License Creative Commons Attribution 4.0.

Download (4Mb) | Preview
Official URL: http://dx.doi.org/10.1016/j.microrel.2022.114719

Request Changes to record.

Abstract

The reliability and robustness of power devices are key areas of research for increasing the adoption of wide bandgap power semiconductors. This paper benchmarks the robustness under short-circuit (SC) and unclamped inductive switching (UIS) of 650 V SiC trench MOSFETs, SiC planar MOSFETs and silicon super-junction MOSFETs. The performance is characterised at 75 °C and 150 °C and the results show that the SiC MOSFETs have reduced temperature sensitivity under both SC and UIS conditions, which will be beneficial from the application point of view. In the case of the silicon MOSFET, increasing the temperature enhances the short-circuit withstand time as the peak short-circuit current is reduced. The opposite trend is observed for UIS, with a reduction of robustness as the temperature is increased. The absolute SC and avalanche energies are lower for the SiC MOSFETs, but if the chip areas are considered, the energy densities are higher in the SiC MOSFETs, with the SiC Trench having a superior critical SC energy and the SiC planar having a higher avalanche energy density. The higher critical SC and UIS energy densities in SiC MOSFETs, together with their higher thermal resistances result in higher peak junction temperatures and clear hotspots are identified using Finite Element simulations.

Item Type: Journal Article
Subjects: Q Science > QC Physics
T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Science, Engineering and Medicine > Engineering > Engineering
Library of Congress Subject Headings (LCSH): Silicon carbide, Wide gap semiconductors, Power semiconductors, Gallium nitride, Metal oxide semiconductor field-effect transistors, Robust optimization
Journal or Publication Title: Microelectronics Reliability
Publisher: Elsevier
ISSN: 00262714
Official Date: 25 September 2022
Dates:
DateEvent
25 September 2022Available
2 August 2022Accepted
Article Number: 114719
DOI: 10.1016/j.microrel.2022.114719
Status: Peer Reviewed
Publication Status: In Press
Access rights to Published version: Open Access (Creative Commons)
Date of first compliant deposit: 6 October 2022
Date of first compliant Open Access: 7 October 2022
RIOXX Funder/Project Grant:
Project/Grant IDRIOXX Funder NameFunder ID
EP/R004366/1[EPSRC] Engineering and Physical Sciences Research Councilhttp://dx.doi.org/10.13039/501100000266

Request changes or add full text files to a record

Repository staff actions (login required)

View Item View Item

Downloads

Downloads per month over past year

View more statistics

twitter

Email us: wrap@warwick.ac.uk
Contact Details
About Us