UNSPECIFIED (1997) A new pipelined architecture for allpass digital filters based on the 3-port adaptor. In: 1997 IEEE Workshop on Signal Processing Systems (SiPS 97) - Design and Implementation, NOV 03-05, 1997, LEICESTER, ENGLAND.

Full text not available from this repository.

Abstract

Allpass digital filters are major building blocks in many digital filter structures. In this paper a new pipelined architecture for the 2(nd) order allpass section based on the 3-port series adaptor is presented. It is shown how to maximise the sample rate whilst applying the minimum level of pipelining. The new architecture has up to double the maximum sample rate of other structures.

Item Type:	Conference Item (UNSPECIFIED)
Subjects:	Q Science > QA Mathematics > QA76 Electronic computers. Computer science. Computer software T Technology > TK Electrical engineering. Electronics Nuclear engineering
Journal or Publication Title:	SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION
Publisher:	I E E E
ISBN:	0-7803-3806-5
Editor:	Ibrahim, MK and Pirsch, P and McCanny, J
Date:	1997
Number of Pages:	7
Page Range:	pp. 431-437
Publication Status:	Published
Title of Event:	1997 IEEE Workshop on Signal Processing Systems (SiPS 97) - Design and Implementation
Location of Event:	LEICESTER, ENGLAND
Date(s) of Event:	NOV 03-05, 1997
URI:	http://wrap.warwick.ac.uk/id/eprint/17652

Data sourced from Thomson Reuters' Web of Knowledge

Request changes to a record

Actions (login required)

View Item