Skip to content Skip to navigation
University of Warwick
  • Study
  • |
  • Research
  • |
  • Business
  • |
  • Alumni
  • |
  • News
  • |
  • About

University of Warwick
Publications service & WRAP

Highlight your research

  • WRAP
    • Home
    • Search WRAP
    • Browse by Warwick Author
    • Browse WRAP by Year
    • Browse WRAP by Subject
    • Browse WRAP by Department
    • Browse WRAP by Funder
    • Browse Theses by Department
  • Publications Service
    • Home
    • Search Publications Service
    • Browse by Warwick Author
    • Browse Publications service by Year
    • Browse Publications service by Subject
    • Browse Publications service by Department
    • Browse Publications service by Funder
  • Help & Advice
University of Warwick

The Library

  • Login
  • Admin

Efficient and effective VLSI architecture for a wavelet-based broadband sonar signal detection system

Tools
- Tools
+ Tools

Cheng, Sheng, Tseng, Chien-Hsun and Cole, Marina (2007) Efficient and effective VLSI architecture for a wavelet-based broadband sonar signal detection system. In: 14th IEEE International Conference on Electronics, Circuits and Systems, Marrakech, Morocco, 11-14 Dec 2007. Published in: 14th IEEE International Conference on Electronics, Circuits and Systems, 2007. ICECS 2007. pp. 593-596. ISBN 9781424413775. doi:10.1109/ICECS.2007.4511061

Research output not available from this repository.

Request-a-Copy directly from author or use local Library Get it For Me service.

Official URL: http://dx.doi.org/10.1109/ICECS.2007.4511061

Request Changes to record.

Abstract

A compact and fast hardware architecture using a digital approximation and current VLSI technology as a field-programmable gate array (FPGA) structure has been developed for applications in broadband sonar signal detection. The VLSI implementation is sought to maximize the speed of a hybrid algorithm developed previously for the underwater active sonar echolocation system. It consists of two parts: Discrete Wavelet Transform (DWT) filtering bank, and Continuous Wavelet Transform (CWT) convolver. The DWT filtering bank is employed to minimize the unwanted sonar channel characteristics thus enhancing the signal received from the target. The output of the DWT denoising block is then processed by the CWT convolver in order to estimate target's motion parameters. Simulation results obtained have clearly demonstrated the capability of the VLSI architecture in providing the very efficient and accurate solution in sonar signal detection.

Item Type: Conference Item (Paper)
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Science, Engineering and Medicine > Engineering > Engineering
Series Name: IEEE International Conference on Electronics, Circuits and Systems
Journal or Publication Title: 14th IEEE International Conference on Electronics, Circuits and Systems, 2007. ICECS 2007.
Publisher: IEEE
ISBN: 9781424413775
Official Date: 2007
Dates:
DateEvent
2007Published
Number of Pages: 4
Page Range: pp. 593-596
DOI: 10.1109/ICECS.2007.4511061
Status: Peer Reviewed
Publication Status: Published
Access rights to Published version: Restricted or Subscription Access
Conference Paper Type: Paper
Title of Event: 14th IEEE International Conference on Electronics, Circuits and Systems
Type of Event: Conference
Location of Event: Marrakech, Morocco
Date(s) of Event: 11-14 Dec 2007

Data sourced from Thomson Reuters' Web of Knowledge

Request changes or add full text files to a record

Repository staff actions (login required)

View Item View Item
twitter

Email us: wrap@warwick.ac.uk
Contact Details
About Us