The Library
Nanoscale strain characterisation for ultimate CMOS and beyond
Tools
Tools
Tools
Olsen, Sarah H., Dobrosz, Peter, Agaiby, Rouzet M.B., Tsang, Yuk Lun, Alatise, Olayiwola M., Bull, Steve J., O’Neill, Anthony G., Moselund, Kirsten E., Ionescu, Adrian M. and Majhi, Prashant. (2008) Nanoscale strain characterisation for ultimate CMOS and beyond. Materials Science in Semiconductor Processing, Vol.11 (No.5-6). pp. 271-278. ISSN 1369-8001
Full text not available from this repository.
Official URL: http://dx.doi.org/10.1016/j.mssp.2009.06.003
Abstract
Strain engineering is used to maintain Moore's Law in scaled CMOS devices and as a technology booster for More-than-Moore devices in the nanoelectronics era. Strain is crucial because of its ability to increase electron and hole mobilities in Si. However, accurate correlations between electrical performance and strain measurements are needed to enable the necessary feedback between materials, processing and devices to achieve best possible solutions. In this work, we outline new methods for sensitive 3D profiling of strain on a nanoscale. High-resolution vertical and lateral strain profiles applicable to both global (biaxial) and process-induced (uniaxial) strained Si devices are demonstrated. Raman spectroscopy is pushed to its present limit for precise analysis of strain in small geometry devices, including the use of tip-enhanced Raman spectroscopy (TERS) to improve the spatial resolution further. TERS maps are compared with atomic force microscopy data collected simultaneously and show that variations in surface morphology correlate directly with strain in the epitaxial layers. Sub-nm strain profiling is applied to strained Si and SiGe MOSFET channels. Strain is profiled across patterned uniaxial strained-Si-on-insulator structures and analysed in bended nanowire transistors. Finally strain is investigated across the channel regions of electrically measured SiGe p-MOSFETs. Good agreement between nanoscale strain measurements and finite element modelling is demonstrated. Sample preparation is included in the analysis and genuine effects of processing are investigated.
| Item Type: | Journal Article | ||||
|---|---|---|---|---|---|
| Subjects: | Q Science > QD Chemistry T Technology > TK Electrical engineering. Electronics Nuclear engineering |
||||
| Divisions: | Faculty of Science > Engineering | ||||
| Library of Congress Subject Headings (LCSH): | Nanoelectronics, Nanowires, Raman spectroscopy, Silicon, Strain theory (Chemistry), Metal oxide semiconductors, Complementary, Metal oxide semiconductor field-effect transistors | ||||
| Journal or Publication Title: | Materials Science in Semiconductor Processing | ||||
| Publisher: | Pergamon | ||||
| ISSN: | 1369-8001 | ||||
| Official Date: | 2008 | ||||
| Dates: |
|
||||
| Volume: | Vol.11 | ||||
| Number: | No.5-6 | ||||
| Number of Pages: | 8 | ||||
| Page Range: | pp. 271-278 | ||||
| Identification Number: | 10.1016/j.mssp.2009.06.003 | ||||
| Status: | Peer Reviewed | ||||
| Publication Status: | Published | ||||
| Access rights to Published version: | Restricted or Subscription Access | ||||
| Funder: | Engineering and Physical Sciences Research Council (EPSRC), European Union (EU) | ||||
| Version or Related Resource: | Based on a paper presented at the European Materials Research Society (E-MRS) 2008 Spring Conference, Symposium J: Beyond Silicon Technology: Materials and Devices for Post-Si CMOS, Congress Center, Strasbourg, France, May 26 - May 30, 2008. | ||||
| URI: | http://wrap.warwick.ac.uk/id/eprint/37104 |
Request changes or add full text files to a record
Actions (login required)
 |
View Item |
