Alatise, Olayiwola M., Kwa, Kelvin S. K., Olsen, Sarah H. and O'Neill, Anthony G.. (2009) Improved analog performance in strained-Si MOSFETs using the thickness of the silicon-germanium strain-relaxed buffer as a design parameter. IEEE Transactions on Electron Devices, Vol.56 (No.12). pp. 3041-3048. ISSN 0018-9383

Preview

PDF WRAP_Alatise2_1070562-es-091211-ieee_ted_cmos_inverter_self_heating.pdf - Accepted Version - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader Download (639Kb)

Abstract

The impact of self-heating in strained-Si MOSFETs on the switching characteristics of a complementary-metal-oxide-semiconductor (CMOS) inverter and the voltage gain of a push-pull inverting amplifier is assessed by technology-computer-aided-design (TCAD) simulations. Strained-Si nMOSFETs on 4-mum- and 425-nm-thick silicon-germanium strain-relaxed buffers (SiGe SRB) are cofabricated with silicon control nMOSFETs and used to calibrate the TCAD models. The measured data show a 50% reduction in thermal resistance from 30.5 to 16.6 K middot mW-1 as the thickness of the SiGe SRB is scaled from 4 mum to 425 nm. Using the calibrated models, electrothermal simulations of CMOS inverters are performed by accounting for heat generation from carrier flow using the fully coupled energy-balance equations for electrons and holes. The results of the TCAD simulations show that the inverter voltage gain can be maximized by balancing the opposing effects of drain induced barrier lowering (DIBL) and self-heating i.e. DIBL increases the drain conductance whereas self-heating reduces the drain conductance. DIBL is shown to limit the simulated voltage gain of the Si control inverter, whereas self-heating in the strained-Si nMOSFET on the 4-mum-thick SiGe SRB is shown to cause anomalous operation in the simulated inverter characteristics. The inverter voltage transfer characteristics simulated with the strained-Si nMOSFETs on the 425-nm SiGe SRB exhibited the highest voltage gain. The thickness of the SiGe SRB is presented as a design parameter for optimizing the analog performance of strained-Si MOSFETs.

Item Type:	Journal Article
Subjects:	T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions:	Faculty of Science > Engineering
Library of Congress Subject Headings (LCSH):	Semiconductors, Metal oxide semiconductors, Complementary, Thermistors, Electric inverters, Silicon, Germanium
Journal or Publication Title:	IEEE Transactions on Electron Devices
Publisher:	IEEE
ISSN:	0018-9383
Date:	2009
Volume:	Vol.56
Number:	No.12
Page Range:	pp. 3041-3048
Identification Number:	10.1109/TED.2009.2030721
Status:	Peer Reviewed
Publication Status:	Published
Access rights to Published version:	Restricted or Subscription Access
Funder:	Engineering and Physical Sciences Research Council (EPSRC), Seventh Framework Programme (European Commission) (FP7/2007-2013)
References:	[1] S. H. Olsen, A. G. O'Neill, S. Chattopadhyay, L. S. Driscoll, K. S. K. Kwa, D. Norris, A. Cullis, and D. J. Paul, "Study of single and dual channel designs of high performance strained Si/SiGe n-MOSFETs," IEEE Trans. Electron Devices, vol. 51, pp. 1245-1253, 2004. [2] K. Rim, J. Hoyt, and J. Gibbons, "Analysis and fabrication deep submicron strained Si n-MOSFETs," IEEE Trans. Electron Devices, vol. 47, pp. 1406-1415, 2000. [3] J. Dismukes, L. Ekstrom, E. Steigmeier, I. Kudman, and D. Beers, "Thermal and electrical properties of heavily doped Ge-Si alloys up to 1300 K," J. Appl. Phys., vol. 35, pp. 2899-2907, 1964. [4] D. Cahill, F. Watanabe, A. Rockett, and C. Vining, "Thermal conductivity of epitaxial Layers of dilute SiGe alloys," Physical Rev. B, vol. 71, 2005. [5] R. Agaiby, Y. Yang, S. H. Olsen, A. G. O'Neill, G. Eneman, P. Verheyen, R. Loo, and C. Claeys, "Quantifying Self-Heating Effects with Scaling in Globally Strained Si MOSFETs," Solid-State Electron., vol. 51, pp. 1473-1478, 2007. [6] A. O'Neill, R. Agaiby, S. Olsen, Y. ang, P. Hellstrom, M. Ostling, M. Oehme, K. Lyutovich, E. Kasper, G. Eneman, P. Verheyen, R. Loo, C. Claeys, C. Fiegna, and E. Sangiorgi, "Reduced self heating by strained silicon substrate engineering," Appl. Surf. Sci, vol. 254, pp. 6182-6185, 2008. [7] C. Fiegna, Y. Yang, E. Sangiorgi, and A. O'Neill, "Analysis of self heating effects in ultrathin-body SOI MOSFETs by device simulation," IEEE Trans. Electron Devices, vol. 55, pp. 233-244, 2008. [8] H. Herzog, T. Hackbarth, U. Seiler, U. Konig, M. Luysberg, B. Hollander, and S. Mantl, "Si/SiGe nMODFETs on thin SiGe virtual substrates prepared by means of He implantation," IEEE Electron Device Lett., vol. 23, pp. 485-487, 2002. [9] T. Hackbarth, H. Herzog, F. Rinaldi, T. Soares, B. Hollander, S. Mantl, M. Luysberg, and P. Fichtner, "High frequency n-type MODFETs on ultra-thin virtual SiGe substrates," Solid-State Electron., vol. 47, pp. 1179-1182, 2003. [10] K. Lyutovich, J. Werner, M. Oehme, E. Kasper, and T. Perova, "Characterisation of virtual substrates with ultra-thin Si0.6Ge0.4 strain relaxed buffers," Mat. Sci. Semicond. Proc., vol. 8, pp. 149-153, 2005. [11] S Olsen, E Cousin, J Varzgar, R Agaiby, J Seger, P Dobrosz, S Chattopadhyay, S Bull, A O'Neill, P Hellstrom, J Edholm, M Ostling, K Lyutovich, M Oehme, and E. Kasper., "Control of self heating in thin virtual substrate strained Si MOSFETs," IEEE Trans. Electron Devices, vol. 53, pp. 2296-2305, 2006. [12] O. Alatise, K. Kwa, S. Olsen, and A. O'Neill, "Improved Analog Performance of Strained Si nMOSFETs on Thin Silicon-Germanium Strain Relaxed Buffers," In Proc. ESSDERC, pp. 99-102, 2008. [13] D. Schroeder, "Semiconductor material and device characterization," Wiley, 1998. [14] B. Tenbroek, M. Lee, W. White, J. Bunyan, and M. Uren, "Impact of self heating and thermal coupling on analog circuits in SOI CMOS," J. Solid-State Circuits., vol. 33, pp. 1037-1046, 1998. [15] B Tenbroek, M Lee, W White, J Bunyan, and M. Uren, "Self heating effects in SOI MOSFETs and their measurement by small signal conductance technique," IEEE Trans. Electron Devices, vol. 43, pp. 2240-2248, 1996. [16] W Jin, S Fung, W Liu, C Chan, and C. Hu, "Self heating characterization for SOI MOSFET based on AC output conductance," in IEDM Tech. Dig., pp. 175-179, 1999. [17] L. Su, J. Chung, D. Antoniadis, K. Goodson, and M. FLik, "Measurement and modeling of self heating in SOI MOSFETs," IEEE Trans. Electron Devices, vol. 41, pp. 69-65, 1994. [18] K Jenkin and K. Rim, "Measurement of the effect of self heating in strained silicon MOSFETs," IEEE Electron Device Lett., vol. 23, pp. 360-362, 2002. [19] M Fox and S. Brodsky, "Effects of self heating induced negative output conductance in SOI circuits," Proceedings in SOI Conference, pp. 152-153, 1993. [20] E. Pop, "Self Heating in Scaled Thin Body Transistors," PhD Thesis, 2004. [21] W. Liu and M. Asheghi, "Thermal modelling of self heating in strained silicon MOSFETs," Inter Society Conference on Thermal Phenomena, pp. 605-609, 2004. [22] Y. Taur, "MOSFET channel length: extraction and interpretation," IEEE Trans. Electron Devices, vol. 47, pp. 160-169, 2000. [23] S. Chattopadhyay, K. Kwa, S. Olsen, and A. O'Neill, "C-V characterization of strained Si/SiGe multiple heterojunction capacitors as a tool for heterojunction MOSFET channel design," Semicond. Sci. and Technol., vol. 18, 2003. [24] M. Lei, Y. Hua, L. Chun, Y. Qi, Z. Jing, X. Jing, and T. Zhou, "Fabrication of strained Si channel pMOSFET on thin relaxed Si1-xGex virtual substrate," Proc. 7th International Conference on Solid State and Integrated Circuits Technology, vol. 1, pp. 325-327, 2004. [25] G Nicholas, T Grasby, E Parker, T Whall, and T. Stotnicki, "Evidence of reduced self heating in strained Si MOSFETs," IEEE Electron Device Lett., vol. 26, pp. 684-686, 2005. [26] K Rim, J Chu, H Chen, K Jenkins, T Kanarsky, A Mocuta, H Zhou, R Roy, J Newbury, J Ott, K Petrarca, P Mooney, D Lacey, K Chan, D Boyd, M Ioeng, and H. Wong, "Characteristics and Device Design of Sub 100 nm Strained Si N and P MOSFETs," in Symp. VLSI Tech. Dig., pp. 98-100, 2002. [27] J Huang, Z Liu, M Jeng, P Ko, and C. Hu, "A physical model for MOSFET output resistance," in IEDM Tech. Dig., pp. 569-572, 1992.
URI:	http://wrap.warwick.ac.uk/id/eprint/37106

Request changes to a record

Actions (login required)

View Item