Skip to content Skip to navigation
University of Warwick
  • Study
  • |
  • Research
  • |
  • Business
  • |
  • Alumni
  • |
  • News
  • |
  • About

University of Warwick
Publications service & WRAP

Highlight your research

  • WRAP
    • Home
    • Search WRAP
    • Browse by Warwick Author
    • Browse WRAP by Year
    • Browse WRAP by Subject
    • Browse WRAP by Department
    • Browse WRAP by Funder
    • Browse Theses by Department
  • Publications Service
    • Home
    • Search Publications Service
    • Browse by Warwick Author
    • Browse Publications service by Year
    • Browse Publications service by Subject
    • Browse Publications service by Department
    • Browse Publications service by Funder
  • Help & Advice
University of Warwick

The Library

  • Login
  • Admin

Improved self-gain in deep submicrometer strained silicon-germanium pMOSFETs with HfSiOx/TiSiN gate stacks

Tools
- Tools
+ Tools

Alatise, Olayiwola M., Olsen, Sarah H., O'Neill, Anthony G. and Majhi, Prashant (2010) Improved self-gain in deep submicrometer strained silicon-germanium pMOSFETs with HfSiOx/TiSiN gate stacks. Microelectronic Engineering, Vol.87 (No.11). pp. 2196-2199. doi:10.1016/j.mee.2010.02.002 ISSN 0167-9317.

[img]
Preview
PDF
WRAP_Alatise_1070562-es-091211-microelectronic_engineering_strained_sige_pmosfet.pdf - Accepted Version - Requires a PDF viewer.

Download (379Kb)
Official URL: http://dx.doi.org/10.1016/j.mee.2010.02.002

Request Changes to record.

Abstract

The self-gain of surface channel compressively strained SiGe pMOSFETs with HfSiOx/TiSiN gate stacks is investigated for a range of gate lengths down to 55 nm. There is 125% and 700% enhancement in the self-gain of SiGe pMOSFETs compared with the Si control at 100 nm and 55 nm lithographic gate lengths, respectively. This improvement in the self-gain of the SiGe devices is due to 80% hole mobility enhancement compared with the Si control and improved electrostatic integrity in the SiGe devices due to less boron diffusion into the channel. At 55 nm gate length, the SiGe pMOSFETs show 50% less drain induced barrier lowering compared with the Si control devices. Electrical measurements show that the SiGe devices have larger effective channel lengths. It is shown that the enhancement in the self-gain of the SiGe devices compared with the Si control increases as the gate length is reduced thereby making SiGe pMOSFETs with HfSiOx/TiSiN gate stacks an excellent candidate for analog/mixed-signal applications.

Item Type: Journal Article
Subjects: Q Science > QC Physics
T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Science, Engineering and Medicine > Engineering > Engineering
Library of Congress Subject Headings (LCSH): Metal oxide semiconductor field-effect transistors, Silicon alloys
Journal or Publication Title: Microelectronic Engineering
Publisher: Elsevier BV
ISSN: 0167-9317
Official Date: 2010
Dates:
DateEvent
2010Published
Volume: Vol.87
Number: No.11
Number of Pages: 4
Page Range: pp. 2196-2199
DOI: 10.1016/j.mee.2010.02.002
Status: Peer Reviewed
Publication Status: Published
Access rights to Published version: Restricted or Subscription Access
Date of first compliant deposit: 17 December 2015
Date of first compliant Open Access: 17 December 2015

Request changes or add full text files to a record

Repository staff actions (login required)

View Item View Item

Downloads

Downloads per month over past year

View more statistics

twitter

Email us: wrap@warwick.ac.uk
Contact Details
About Us