Alatise, Olayiwola M., Kwa, Kelvin S. K., Olsen, Sarah H. and O'Neill, Anthony G.. (2010) The impact of self-heating and SiGe strain-relaxed buffer thickness on the analog performance of strained Si nMOSFETs. Solid-State Electronics, Vol.54 (No.3). pp. 327-335. ISSN 0038-1101

Preview

PDF WRAP_Alatise_1070562-es-091211-solid_state_electronics_self_heating_strained_si_mosfets.pdf - Accepted Version - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader Download (638Kb)

Abstract

The impact of the thickness of the silicon–germanium strain-relaxed buffer (SiGe SRB) on the analog performance of strained Si nMOSFETs is investigated. The negative drain conductance caused by self-heating at high power levels leads to negative self-gain which can cause anomalous circuit behavior like non-linear phase shifts. Using AC and DC measurements, it is shown that reducing the SRB thickness improves the analog design space and performance by minimizing self-heating. The range of terminal voltages that leverage positive self-gain in 0.1 μm strained Si MOSFETs fabricated on 425 nm SiGe SRBs is increased by over 100% compared with strained Si devices fabricated on conventional SiGe SRBs 4 μm thick. Strained Si nMOSFETs fabricated on thin SiGe SRBs also show 45% improvement in the self-gain compared with the Si control as well as 25% enhancement in the on-state performance compared with the strained Si nMOSFETs on the 4 μm SiGe SRB. The extracted thermal resistance is 50% lower in the strained Si device on the thin SiGe SRB corresponding to a 30% reduction in the temperature rise compared with the device fabricated on the 4 μm SiGe SRB. Comparisons between the maximum drain voltages for positive self-gain in the strained Si devices and the ITRS projections of supply-voltage scaling show that reducing the thickness of the SiGe SRB would be necessary for future technology nodes.

Item Type:	Journal Article
Subjects:	Q Science > QC Physics T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions:	Faculty of Science > Engineering
Library of Congress Subject Headings (LCSH):	Metal oxide semiconductor field-effect transistors, Silicon alloys, Silicon, Electron mobility
Journal or Publication Title:	Solid-State Electronics
Publisher:	Pergamon
ISSN:	0038-1101
Date:	2010
Volume:	Vol.54
Number:	No.3
Page Range:	pp. 327-335
Identification Number:	10.1016/j.sse.2009.09.029
Status:	Peer Reviewed
Publication Status:	Published
Access rights to Published version:	Restricted or Subscription Access
Funder:	Seventh Framework Programme (European Commission) (FP7), Sixth Framework Programme (European Commission) (FP6), Engineering and Physical Sciences Research Council (EPSRC)
References:	[1] K. Rim, J. Hoyt, and J. Gibbons, "Analysis and fabrication deep submicron strained Si n-MOSFETs," IEEE Trans. Electron Devices, vol. 47, pp. 1406-1415, 2000. [2] S. Thompson, G. Sun, Y. Choi, and T. Nishida, "Uniaxial process induced Strained Si: Extending the CMOS roadmap," IEEE Trans. Electron Devices, vol. 53, pp. 1010-1020, 2006. [3] S. Thompson, "A Logic technology featuring strained Silicon," IEEE Electron Device Lett, vol. 25, pp. 191-193, 2004. [4] S. Thompson, "A 90 nm logic technology featuring strained silicon," IEEE Trans. Electron Devices, vol. 51, pp. 1790-1797, 2004. [5] G Nicholas, T Grasby, E Parker, T Whall, and T. Stotnicki, "Evidence of reduced self heating in strained Si MOSFETs," IEEE Electron Device Lett., vol. 26, pp. 684-686, 2005. [6] K Rim, J Hoyt, and J. Gibbons, "Transconductance enhancement in deep submicron strained Si nMOSFETs," in IEDM Tech. Dig., pp. 707-710, 1998. [7] M Fox and S. Brodsky, "Effects of self heating induced negative output conductance in SOI circuits," Proceedings in SOI Conference, pp. 152-153, 1993. [8] R Fox, S Lee, and D. Zweidinger, "The effects of BJT self heating on circuit behavior," IEEE J. of Solid-State Circuits, vol. 28, pp. 678-685, 1993. [9] B. Tenbroek, M. Lee, W. White, J. Bunyan, and M. Uren, "Impact of self heating and thermal coupling on analog circuits in SOI CMOS," J. Solid-State Circuits., vol. 33, pp. 1037-1046, 1998. [10] S Olsen, E Cousin, J Varzgar, R Agaiby, J Seger, P Dobrosz, S Chattopadhyay, S Bull, A O'Neill, P Hellstrom, J Edholm, M Ostling, K Lyutovich, M Oehme, and E. Kasper., "Control of self heating in thin virtual substrate strained Si MOSFETs," IEEE Trans. Electron Devices, vol. 53, pp. 2296-2305, 2006. [11] R Agaiby, A O'Neill, S. Olsen, G. Eneman, P Verheyen, R Loo, and C. Claeys, "Quantifying self heating effects in strained Si MOSFETs with scaling," in Proc. ESSDERC, pp. 97-100, 2006. [12] K. Lyutovich, M. Bauer, E. Kasper, H. Herzog, T. Perova, R. Maurice, C. Hofer, and C. Teichert, "Thin SiGe buffers with high Ge content for nMOSFETs," Mater. Sci. Eng. B, vol. 89, pp. 341-345, 2002. [13] K. Lyutovich, E. Kasper, F. Ernst, M. Bauer, and M. Oehme, "Relaxed SiGe buffer layer growth with point defect injection," Mater. Sci. Eng. B, vol. 71, pp. 14-19, 2000. [14] K. Lyutovich, J. Werner, M. Oehme, E. Kasper, and T. Perova, "Characterisation of virtual substrates with ultra-thin Si0.6Ge0.4 strain relaxed buffers," Mat. Sci. Semicond. Proc., vol. 8, pp. 149-153, 2005. [15] H. Herzog, T. Hackbarth, U. Seiler, U. Konig, M. Luysberg, B. Hollander, and S. Mantl, "Si/SiGe nMODFETs on thin SiGe virtual substrates prepared by means of He implantation," IEEE Electron Device Lett., vol. 23, pp. 485-487, 2002. [16] T. Hackbarth, H. Herzog, F. Rinaldi, T. Soares, B. Hollander, S. Mantl, M. Luysberg, and P. Fichtner, "High frequency n-type MODFETs on ultra-thin virtual SiGe substrates," Solid-State Electron., vol. 47, pp. 1179-1182, 2003. [17] T. Hackbarth, H. Herzog, K. Hieber, U. Konig, S. Mantl, B. Hollander, S. Lenk, H. Kanel, M. Enciso, F. Aniel, and L. Giguerrer, "Strained silicon FETs on thin SiGe virtual substrates produced by He implantation: effect of reduced self heating on DC and RF performance," Solid-State Electron., vol. 48, pp. 1921-1925, 2004. [18] M. Lei, Y. Hua, L. Chun, Y. Qi, Z. Jing, X. Jing, and T. Zhou, "Fabrication of strained Si channel pMOSFET on thin relaxed Si1-xGex virtual substrate," Proc. 7th International Conference on Solid State and Integrated Circuits Technology, vol. 1, pp. 325-327, 2004. [19] R. Agaiby, Y. Yang, S. H. Olsen, A. G. O'Neill, G. Eneman, P. Verheyen, R. Loo, and C. Claeys, "Quantifying Self-Heating Effects with Scaling in Globally Strained Si MOSFETs," Solid-State Electron., vol. 51, pp. 1473-1478, 2007. [20] T Hackbarth, H Herzog, K Hieber, U Konig, M Bollani, D Chrastina, and H. Kanel, "Reduced self heating in Si/SiGe field effect transistors on thin virtual substrates prepared by low energy plasma enhanced chemical vapour depostion," Appl. Phys. Lett., vol. 83, pp. 5465-5466, 2003. [21] K Sawano, A Fukumoto, Y Hoshi, Y Shiraki, J Yamanaka, and K. Nakagawa, "Strained Si n channel metal oxide semiconductor field effect transistors formed on very thin SiGe relaxed layer fabricated by ion implantation technique," Appl. Phys. Lett., vol. 90, pp. 90-92, 2007. [22] D. Schroeder, "Semiconductor material and device characterization," Wiley, 1998. [23] A. Caviglia and A. Iliadis, "Linear dynamic self heating in SOI MOSFETs," IEEE Electron Device Lett., vol. 14, pp. 133-135, 1993. [24] W Jin, W Liu, S Fung, P Chan, and C. Hu, "SOI thermal impedance extraction methodology and its significance for circuit simulation," IEEE Trans. Electron Devices, vol. 48, pp. 730-736, 2001. [25] B Tenbroek, M Lee, W White, J Bunyan, and M. Uren, "Self heating effects in SOI MOSFETs and their measurement by small signal conductance technique," IEEE Trans. Electron Devices, vol. 43, pp. 2240-2248, 1996. [26] K Jenkin and K. Rim, "Measurement of the effect of self heating in strained silicon MOSFETs," IEEE Electron Device Lett., vol. 23, pp. 360-362, 2002. [27] C. Fiegna, Y. Yang, E. Sangiorgi, and A. O'Neill, "Analysis of self heating effects in ultrathin-body SOI MOSFETs by device simulation," IEEE Trans. Electron Devices, vol. 55, pp. 233-244, 2008. [28] ITRS, "Radio Frequency and Analog/Mixed Signal Technologies for Wireless Communications," ITRS, pp. 7-10, 2003. [29] ITRS, "Process Integration, Devices and Structures," International Technology Roadmap for Semiconductors, 2005. [30] B. Davari, R. Dennard, and G. Shahidi, "CMOS Scaling for High Performance and Low Power- The Next Ten Years," Proc. of the IEEE, vol. 48, pp. 595-606, 1995.
URI:	http://wrap.warwick.ac.uk/id/eprint/37114

Request changes to a record

Actions (login required)

View Item