Skip to content Skip to navigation
University of Warwick
  • Study
  • |
  • Research
  • |
  • Business
  • |
  • Alumni
  • |
  • News
  • |
  • About

University of Warwick
Publications service & WRAP

Highlight your research

  • WRAP
    • Home
    • Search WRAP
    • Browse by Warwick Author
    • Browse WRAP by Year
    • Browse WRAP by Subject
    • Browse WRAP by Department
    • Browse WRAP by Funder
    • Browse Theses by Department
  • Publications Service
    • Home
    • Search Publications Service
    • Browse by Warwick Author
    • Browse Publications service by Year
    • Browse Publications service by Subject
    • Browse Publications service by Department
    • Browse Publications service by Funder
  • Help & Advice
University of Warwick

The Library

  • Login
  • Admin

Low-frequency noise characterization of strained germanium pMOSFETs

Tools
- Tools
+ Tools

Simoen, E. (Eddy), Mitard, J., De Jaeger, B., Eneman, G., Dobbie, A. (Andrew), Myronov, Maksym, Whall, Terry E., Leadley, D. R. (David R.), Meuris, M., Hoffmann, T. and Claeys, C. (2011) Low-frequency noise characterization of strained germanium pMOSFETs. IEEE Transactions on Electron Devices, Vol.58 (No.9). pp. 3132-3139. doi:10.1109/TED.2011.2160679 ISSN 0018-9383.

[img]
Preview
PDF
WRAP_Leadley_9573062-px-181011-ted_noise_in_sge_pre-pub.pdf - Accepted Version - Requires a PDF viewer.

Download (610Kb)
Official URL: http://dx.doi.org/10.1109/TED.2011.2160679

Request Changes to record.

Abstract

Low-frequency noise in strained Ge epitaxial layers, which are grown on a reverse-graded relaxed SiGe buffer layer, has been evaluated for different front-end processing conditions. It has been shown that the 1/f noise in strong inversion is governed by trapping in the gate oxide (number fluctuations) and not affected by the presence of compressive strain in the channel. However, some impact has been found from the type of halo implantation used, whereby the lowest noise spectral density and the highest hole mobility are obtained by replacing the standard As halo by P implantation. At the same time, omitting the junction anneal results in poor device characteristics, which can be understood by considering the presence of a high density of nonannealed implantation damage in the channel and the gate stack near the source and the drain.

Item Type: Journal Article
Subjects: Q Science > QC Physics
Divisions: Faculty of Science, Engineering and Medicine > Science > Physics
Library of Congress Subject Headings (LCSH): Germanium, Metal oxide semiconductor field-effect transistors
Journal or Publication Title: IEEE Transactions on Electron Devices
Publisher: I E E E
ISSN: 0018-9383
Official Date: September 2011
Dates:
DateEvent
September 2011Published
Volume: Vol.58
Number: No.9
Page Range: pp. 3132-3139
DOI: 10.1109/TED.2011.2160679
Status: Peer Reviewed
Publication Status: Published
Access rights to Published version: Restricted or Subscription Access
Date of first compliant deposit: 18 December 2015
Date of first compliant Open Access: 18 December 2015
Funder: Engineering and Physical Sciences Research Council (EPSRC), Seventh Framework Programme (European Commission) (FP7)
Grant number: EP/F031408/1 (EPSRC), 216171 (FP7)

Data sourced from Thomson Reuters' Web of Knowledge

Request changes or add full text files to a record

Repository staff actions (login required)

View Item View Item

Downloads

Downloads per month over past year

View more statistics

twitter

Email us: wrap@warwick.ac.uk
Contact Details
About Us