Skip to content Skip to navigation
University of Warwick
  • Study
  • |
  • Research
  • |
  • Business
  • |
  • Alumni
  • |
  • News
  • |
  • About

University of Warwick
Publications service & WRAP

Highlight your research

  • WRAP
    • Home
    • Search WRAP
    • Browse by Warwick Author
    • Browse WRAP by Year
    • Browse WRAP by Subject
    • Browse WRAP by Department
    • Browse WRAP by Funder
    • Browse Theses by Department
  • Publications Service
    • Home
    • Search Publications Service
    • Browse by Warwick Author
    • Browse Publications service by Year
    • Browse Publications service by Subject
    • Browse Publications service by Department
    • Browse Publications service by Funder
  • Statistics
  • Help & Advice
University of Warwick

The Library

  • Login

High hole mobility in 65 nm strained Ge p-Channel field effect transistors with HfO2Gate dielectric

Tools
- Tools
+ Tools

Mitard, Jerome, Jaeger, Brice De, Eneman, Geert, Dobbie, A. (Andrew), Myronov, M., Kobayashi, Masaharu, Geypen, Jef, Bender, Hugo, Vincent, B. (Benjamin), Krom, Raymond et al.
. (2011) High hole mobility in 65 nm strained Ge p-Channel field effect transistors with HfO2Gate dielectric. Japanese Journal of Applied Physics, Vol.50 (No.4). article no. 04DC17. ISSN 0021-4922

Full text not available from this repository.
Official URL: http://dx.doi.org/10.1143/JJAP.50.04DC17

Abstract

Biaxially-strained Ge p-channel field effect transistors (pFETs) have been fabricated for the first time in a 65 nm technology. The devices are designed to have a reduced effective oxide thickness (EOT) while maintaining minimized short channel effects. Low and high field transport has been studied by in-depth electrical characterization, showing a high hole-mobility that is enhanced by up to 70% in the strained devices. The important role of pocket implants in degrading the drive current is highlighted. Using a judicious implantation scheme, we demonstrate a significant gain in on-current (up to 35%) for nanoscaled strained Ge pFETs. Simultaneous optimization of the gate metal and dielectric, together with the corresponding uniaxial stress engineering, is identified as a promising path for further performance enhancement.

Item Type: Journal Article
Subjects: Q Science > QC Physics
T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Science > Physics
Library of Congress Subject Headings (LCSH): Field-effect transistors, Strains and stresses
Journal or Publication Title: Japanese Journal of Applied Physics
Publisher: Japan Society of Applied Physics
ISSN: 0021-4922
Date: 2011
Volume: Vol.50
Number: No.4
Page Range: article no. 04DC17
Identification Number: 10.1143/JJAP.50.04DC17
Status: Peer Reviewed
Publication Status: Published
Funder: Engineering and Physical Sciences Research Council (EPSRC), Seventh Framework Programme (European Commission) (FP7/2007-2013)
Grant number: EP/F031408/1 (EPSRC), 216171 (FP7)
URI: http://wrap.warwick.ac.uk/id/eprint/39750

Data sourced from Thomson Reuters' Web of Knowledge

Request changes to a record

Actions (login required)

View Item View Item
twitter

Email us: publications@warwick.ac.uk
Contact Details
About Us