On the Acceleration of Wavefront Applications using Distributed Many-Core Architectures

S.J. Pennycook∗†, S.D. Hammond∗, G.R. Mudalige†, S.A. Wright∗, S. A. Jarvis∗

∗Performance Computing and Visualisation
Department of Computer Science
University of Warwick, UK

†Oxford eResearch Centre
University of Oxford
Oxford, UK

Abstract—In this paper we investigate the use of distributed GPU-based architectures to accelerate pipelined wavefront applications – a ubiquitous class of parallel algorithm used for the solution of a number of scientific and engineering applications. Specifically, we employ a recently developed port of the LU solver (from the NAS Parallel Benchmark suite) to investigate the performance of these algorithms on high-performance computing solutions from NVIDIA (Tesla C1060 and C2050) as well as on traditional clusters (AMD/InfiniBand and IBM BlueGene/P). Benchmark results are presented for problem classes A to C and a recently developed performance model is used to provide projections for problem classes D and E, the latter of which represents a billion-cell problem. Our results demonstrate that while the theoretical performance of GPU solutions will far exceed those of many traditional technologies, the sustained application performance is currently comparable for scientific wavefront applications. Finally, a breakdown of the GPU solution is conducted, exposing PCIe overheads and decomposition constraints. A new k-blocking strategy is proposed to improve the future performance of this class of algorithm on GPU-based architectures.

Index Terms—Wavefront; GPU; Many-Core Computing; CUDA; Optimisation; Performance Modelling

I. INTRODUCTION

The fundamental design of high performance supercomputers is on the verge of a significant change. The arrival of petascale computing in 2008, with the IBM RoadRunner supercomputer, represented a departure from the large-scale use of commodity processors to hybrid designs employing heterogeneous computational accelerators. Although the precise design of RoadRunner remains unique, the utilisation of computational “accelerators” such as field programmable gate arrays (FPGAs), graphics processing units (GPUs) and the forthcoming Knights-rage of “many-integrated core” (MIC) products from Intel has gained significant interest throughout the high performance computing (HPC) community. These designs show particular promise because of the high levels of spatial and power efficiency which can be achieved in comparison to general-purpose processors – both of which represent significant concerns in the design of petascale and exascale supercomputers in the coming decade.

However, despite the impressive theoretical peak performance of accelerator designs, several hardware/software development challenges must be met before high levels of sustained performance can be achieved by HPC codes on these architectures. First, an increase in available cores/threads has led to a decrease in the amount of memory per processing element. This means that algorithms constructed under the assumption of high-powered processors with large memories may not port well to these new platforms; typically their parallel efficiency when run at scale on accelerator-based clusters is very poor. Second, there has been a trend in many early publications on the subject of accelerator-based designs to compare general-purpose CPUs in unfair terms. This has given an impression that large performance gains are achievable for most HPC codes.

The effect is that code custodians are faced with difficult choices when considering future architectures and future code developments. It is therefore important that the community develop an understanding of (i) which classes of application; (ii) which methods of code porting; and (iii) which code optimisations/designs are likely to lead to notable performance gains when accelerators are employed.

It is to this end that we investigate, through implementation, benchmarking and modelling, the performance of pipelined wavefront applications on devices employing NVIDIA’s Compute Unified Device Architecture (CUDA), including the Tesla C1060 and C2050, and two competing architectures, a quad-core, quad-socket AMD Opteron/InfiniBand cluster and an IBM BlueGene/P, both of which are located at the Lawrence Livermore National Laboratory (LLNL) in the United States.

As an example of this class of application we utilise the LU benchmark from the NAS Parallel Benchmark (NPB) suite [1] and compare the performance of a hand-optimised version of the original FORTRAN 77 implementation to that of a newly developed port of the code for single GPU devices and clusters of GPUs. We use machine benchmarks and performance models to study the weak- and strong-scaling behaviour of the code. The results reported are for the complete time to solution for the LU-problem, not for a sub-component particularly amenable to GPU-acceleration. The speedups which are presented therefore provide evidence

1Email: sjp@dcs.warwick.ac.uk
The contributions of this paper are as follows:

- We present a study of porting and optimising the LU benchmark for the CUDA GPU architecture. The study includes code optimisations and the selection of advanced compiler options for improved CPU and GPU performance;
- The GPU-accelerated solution is benchmarked on a selection of GPUs, ranging from workstation-grade commodity GPUs to NVIDIA's HPC products. This study\(^2\) is the first known work to feature an independent performance comparison of the Tesla C1060 and C2050 for a pipelined wavefront application. The results include comparative benchmarking results from Nehalem-class CPUs, so that we can contrast the CPU and GPU solutions for LU Class A-C problems;
- Two recently developed application performance models (one analytical [2] and one based on discrete-event simulation [3]) are used to project the benchmark results to systems (and problems) of larger scale. Using two modelling techniques gives us greater confidence in our results as we compare GPU-based clusters against two alternative designs – a quad-socket, quad-core AMD Opteron/InfiniBand-based cluster and an IBM BlueGene/P. Projections are provided for strong-scaled Class D and E problems, as well as for LU in weak-scaled configurations. The results provide insight into how the performance of this class of code will scale on petascale-capable architectures;
- The performance models are used to deconstruct the execution costs of the GPU solution, allowing us to examine the proportions of runtime accounted for by communication between nodes, as well as over the PCI-Express (PCle) bus. Using this information we propose a new \(k\)-blocking strategy for LU to improve the future performance of this class of algorithm on GPU-based architectures.

We present a port of the LU benchmark to NVIDIA's CUDA architecture. LU belongs to a class of applications known as pipelined wavefront computations, which are characterised by their parallel computation and communication pattern. The performance of such applications is well understood for conventional multi-core-processor-based clusters [2], [4] and a number of studies have investigated the use of accelerator-based architectures for the Smith-Waterman string matching algorithm (a two-dimensional wavefront algorithm) [5], [6], [7]. However, performance studies for GPU-based implementations of three-dimensional wavefront applications (either on a single device or at cluster scale) remain scarce; to our knowledge, our implementation of LU is the first such port of this specific code to a GPU.

Two previous studies [8], [9] detail the implementation of a different three-dimensional wavefront application, Sweep3D [10], on accelerator-based architectures. The first of these [8] utilises the Cell Broadband Engine (B.E.), exploiting five levels of parallelism in the implementation. The performance benefits of each are shown in order, demonstrating a clear path for the porting of similar codes to the Cell B.E. architecture. In the second [9], the Sweep3D benchmark is ported to CUDA and executed on a single Tesla T10 processor. Four stages of optimisation are presented: the introduction of GPU threads, using more threads with repeated computation, using shared memory and using a number of other methods that contribute only marginally to performance. The authors conclude that the performance of their GPU solution is good, extrapolating from speedup figures that it is almost as fast as the Cell B.E. implementation described in [8].

These studies suggest that accelerator-based architectures are a viable alternative to traditional CPUs for pipelined wavefront codes. However, one must be cautious when reading speedup figures: in some studies the comparison between execution times is made between an optimised GPU code and an un-optimised CPU code [11]; in other work we do not see the overhead of transferring data across the PCIe bus [12]; in some cases the CPU implementation is serial [13]; in others, parallel CPU and GPU solutions are run at different scales [14], or the CPU implementation is run on outdated hardware [9]. This is not the first paper to dispute such speedup figures [15], [16] and others have highlighted the importance of hand-tuning CPU code when aiming for a fair comparison [17], [18].

In this paper, performance comparisons are presented from three standpoints: (i) the performance of single GPUs is compared to that of single CPUs using all of the available cores, forming a full device-to-device comparison; (ii) a weak-scaling study, comparing the performance of CPU and GPU clusters; and (iii) a strong-scaling study, also comparing the performance of CPU and GPU clusters. This allows a comparison at both small- and large-scale, and permits an exploration of the likely performance of future GPU clusters based on the data from existing benchmarks.

\(^2\)including the original workshop paper that this paper extends
This paper is an extension of the work originally presented in [19], which itself appeared as a Feature Article in *HPC Wire* in November 2010 [20]. This extended paper: (i) documents additional optimisations to both the CPU and GPU codes – in comparison to the results in [19], the benchmarked times reported here are up to 26.9% faster and are thus more representative of the raw performance of each architecture; (ii) extends the performance modelling to include additional weak-scaling results (to complement the strong-scaling results previously presented); (iii) decomposes the runtime costs to expose the impact of communication between nodes and over the PCIe bus; and (iv) proposes a new $k$-blocking strategy for LU, to improve the future performance of this class of algorithm on GPU-based architectures.

III. THE LU BENCHMARK

The LU benchmark belongs to the NAS Parallel Benchmark (NPB) suite, a set of parallel aerodynamic simulation benchmarks. The code implements a simplified compressible Navier-Stokes equation solver, which employs a Gauss-Seidel relaxation scheme with symmetric successive over-relaxation (SSOR) for solving linear and discretised equations. The reader is referred to [1] for a thorough discussion of the mathematics. In brief, the code solves the $(n+1)^{th}$ time step of the discretised linear system:

$$U^{n+1} = U^n + \Delta U^n$$

using:

$$K^n \Delta U^n = R^n$$

where $K$ is a sparse matrix of size $N_x \times N_y \times N_z$ and each of its matrix elements is a $5 \times 5$ sub-matrix. An SSOR-scheme is used to expedite convergence with the use of an over-relaxation factor $\delta \in (0, 2)$, such that:

$$U^{n+1} = U^n + (1/(\delta(2-\delta)))\Delta U^n$$

The SSOR operation is re-arranged to enable the calculation to proceed via the solution of a regular sparse, block-lower (L) and upper (U) triangular system (giving rise to the name LU). The algorithm proceeds through the computing of the right-hand-side vector $R^n$, followed by the computing of the lower-triangular and then upper-triangular solutions. Finally, the solution is updated.

In practice, the three-dimensional data grid used by LU is of size $N^3$ (i.e. the problem is always a cube), although the underlying wavefront algorithm works equally well on grids of all sizes. As of release 3.3.1, NASA provide seven different application “classes” for which the benchmark is capable of performing verification: Class S (123), Class W (333), Class A (643), Class B (1023), Class C (1623), Class D (4083) and Class E (10203). GPU performance results for Classes A through C are presented in Section VI; due to the lengthy execution times and significant resource demands associated with Classes D and E, benchmarked times and projections are shown for cluster architectures in Section VIII. The use of these standard problem classes in this work ensures that our results are directly comparable to those reported elsewhere in the literature.

In the MPI implementation of the benchmark, this data grid is decomposed over a two-dimensional processor array of size $P_x \times P_y$, assigning each of the processors a stack of $N_z$ data “tiles” of size $N_x/P_x \times N_y/P_y \times 1$. Initially, the algorithm selects a processor at a given vertex of the processor array which solves the first tile in its stack. Once complete, the edge data (which has been updated during this solve step) is communicated to two of its neighbouring processors. These adjacent processors – previously held in an idle state via the use of MPI-blocking primitives – then proceed to compute the first tile in their stacks, while the original processor solves its second tile. Once the neighbouring processors have completed their tiles, their edge data is sent downstream. This process continues until the processor at the opposite vertex to the starting processor solves its last tile, resulting in a “sweep” of computation through the data array.

Such sweeps, which are the defining features of pipelined wavefront applications, are also commonly employed in particle transport codes such as Chimaera [2] and Sweep3D [10]. This class of algorithm is therefore of commercial as well as academic interest, not only due to its ubiquity, but also the significant time associated with its execution at large supercomputing sites such as NASA, the Los Alamos National Laboratory (LANL) in the US and the Atomic Weapons Establishment (AWE) in the UK.

LU is simpler in operation than Sweep3D and Chimaera in that it only executes two sweeps through the data grid (as opposed to eight), one from the vertex at processor 0, and another in the opposite direction. The execution time for a single instance of LU itself is not very significant, taking in the order of minutes. Nonetheless, it provides an opportunity to study a representative science benchmark which, when scaled or included as part of a larger workflow, can consume vast amounts of processing time. The principle use of the LU benchmark is comparing the suitability of different architectures for production CFD applications [21] and thus the results presented in this paper have implications for large-scale production codes. LU’s memory requirements are also significant (approximately 160GB for a Class E problem), necessitating the use of large machines.

The pseudocode in Algorithm 1 details the SSOR loop that accounts for the majority of LU’s execution time.

Each of the subroutines in the loop exhibit different parallel behaviours: jacld and jacu carry out a number of independent computations per grid-point, which can be executed in parallel, to pre-compute the values of arrays used in the forward and backward wavefront sweeps; blts and buts are responsible for the forward and backward sweeps respectively; l2norm computes a parallel reduction (on user-specified iterations); and rhs carries out three parallel stencil update operations, which have no data dependencies between grid-points. The number of loop iterations is configurable by the user at both
Algorithm 1 Pseudocode for the SSOR loop.

```plaintext
for iter = 1 to max_iter do
    for k = 1 to Nz do
        call jacld(k)
        call blts(k)
    end for
    for k = Nz to 1 do
        call jacu(k)
        call buts(k)
    end for
    call l2norm()
    call rhs()
    call l2norm()
end for
```

compile- and run-time, but is typically 250 - 300 in Classes A through E.

A. CUDA Architecture/Programming Model

Our GPU implementation makes use of NVIDIA’s CUDA programming model, since it is presently the most mature and stable model available for the development of GPU computing applications. We provide a brief overview of the CUDA architecture/programming model; for an in-depth description the reader is directed to [22].

A CUDA-capable NVIDIA GPU is an example of a many-core architecture, composed of a large quantity of relatively low-powered cores. Each of the GPU’s stream multiprocessors (SMs) consist of a number of stream processors (SPs) that share control logic and an instruction cache. All communication between the CPU (or host) and the GPU (or device) must be carried out across a PCIe bus. The exact hardware specification of a CUDA GPU depends upon its range and model; the number of SPs, the amount of global (DRAM) and shared memory and so-called “compute capability” all vary by card. Specifications of the GPUs used in our study are listed in Table I.

Each minor revision to compute capability represents the addition of new features, whilst each major revision represents a change to the core architecture (e.g. the move from Tesla to Fermi represents a move from 1.0 to 2.0). Support for double-precision floating-point arithmetic was not introduced until revision 1.2.

Functions designed for the GPU architecture are known as kernels and, when launched, are executed simultaneously in a single-instruction-multiple-data (SIMD) or single-instruction-multiple-thread (SIMT) fashion on a large number of threads. These threads are lightweight – with program kernels typically being launched in configurations of up to thousands of threads – and are arranged into one-, two- or three-dimensional blocks, with blocks forming a one- or two-dimensional grid. This programming model allows developers to exploit parallelism at two levels – the thread-blocks are assigned to SMs and executed in parallel, whilst the SPs (making up an SM) execute the threads of a thread-block in groups of 32 known as warps.

In order to permit CUDA programs to scale up or down to fit different hardware configurations, these thread blocks can be scheduled for execution in any order. However, this scalability is not without cost; unless carefully designed, programs featuring global thread synchronisation are likely to cause deadlocks. Indeed, the CUDA programming model does not provide any method of global thread synchronisation within kernels for this reason. There is, however, an implicit global thread synchronisation barrier between separate kernel calls.

IV. GPU IMPLEMENTATION

Version 3.2 of the LU benchmark, on which our work is based, is written in FORTRAN 77 and utilises MPI for communication between processing-elements. The GPU implementation makes use of NVIDIA’s CUDA. The standard language choice for developing CUDA programs is C/C++ and, although the Portland Group offer a commercial alternative allowing the use of CUDA statements within FORTRAN 77 applications, the first stage in our porting of LU was to convert the entire application to C.

To provide a comparison of the performance trade-offs for CFD codes in using single- or double-precision floating-point arithmetic, the ported version of the benchmark was instrumented to allow the selection of floating-point type at compile time. Although NASA explicitly requests the use of double-precision in the benchmark suite, we have included single-precision calculations to allow us to measure the performance of consumer GPU devices. The accuracy of these single-precision solutions is lower (i.e. the error exceeds the default epsilon of $10^{-8}$) but the mathematics is otherwise identical and represents a coarse-grade calculation which might provide useful approximate solutions on low-end, lower-cost hardware.

<table>
<thead>
<tr>
<th></th>
<th>GeForce 8400GS</th>
<th>9800GT</th>
<th>Tesla C1060</th>
<th>C2050</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cores</td>
<td>8</td>
<td>112</td>
<td>240</td>
<td>448</td>
</tr>
<tr>
<td>Clock Rate</td>
<td>1.40GHz</td>
<td>1.38GHz</td>
<td>1.30GHz</td>
<td>1.15GHz</td>
</tr>
<tr>
<td>Global Memory</td>
<td>0.25GB</td>
<td>1GB</td>
<td>4GB</td>
<td>3GB</td>
</tr>
<tr>
<td>Shared Memory</td>
<td>16kB</td>
<td>16kB</td>
<td>16kB</td>
<td>16kB</td>
</tr>
<tr>
<td>Compute Cap.</td>
<td>1.1</td>
<td>1.1</td>
<td>1.3</td>
<td>2.0</td>
</tr>
</tbody>
</table>

**TABLE I**
CUDA GPU SPECIFICATIONS.

---

*a* 2.65GB with ECC-enabled.

*b* 48kB is available if the programmer selects for higher shared memory instead of larger L1 cache.
For all single-precision executions described in this paper a manual check of the resulting output was performed to ensure that the solution was comparable to its double-precision equivalent.

Figure 1 shows a performance comparison of the original FORTRAN 77 code with our C port, running on an Intel X5550 in both single (SP) and double (DP) precision. The execution times given for the C port are prior to the use of our CUDA implementation looping over the original benchmark, mapping each of the MPI tasks in the system to a single CPU core, which is in turn responsible for controlling a single GPU. As shown by the graph, the original FORTRAN 77 implementation retains and extends the MPI-level parallelism present in the original benchmark, mapping each of the MPI tasks in the system to a single CPU core, which is in turn responsible for controlling a single GPU.

The parallel computation pattern of wavefront applications involves a very strict dependency between grid-points. Lamport’s original description of the Hyperplane algorithm in [23] demonstrated that the values of all grid-points on a given hyperplane defined by \( i + j + k = f \) can be computed in parallel, with the parallel implementation looping over \( f \) rather than \( i, j \) and \( k \). In order to ensure that the dependency is satisfied, it is necessary that we have a global synchronisation barrier between the solution of each hyperplane; since the CUDA programming model does not support global synchronisation within kernels, each hyperplane must be solved by a separate kernel launch. As shown in Figure 2, which details the mapping of threads to grid-points on a hyperplane, the first kernel is responsible for computing the value of one grid-point, the second for three, the third for six and so on.

V. Optimisation

A. Loop Unrolling and Fusion

Each of the solution arrays in LU is a four-dimensional array of the form \( (k, j, i, m) \), where \( m \) ranges from 0 to 4 and \( i, j \) and \( k \) range from 0 to \( (N_x - 1) \), \( (N_y - 1) \) and \( (N_z - 1) \) respectively. In the vast majority of the loop nests encountered in blts, buts, rhs and l2norm, the inner-most loop is over these five values of \( m \).

Algorithm 2 Pseudocode for the original blts.

```plaintext
for all k do
   for all j do
      for all i do
         for m = 0 to 4 do
            call update (k, j, i, m)
            using (k - 1, j, i, m)
         end for
      end for
   end for
end for
```

The pseudocode in Algorithm 2 represents the original loop structure of the blts method. By hand-unrolling these loops, we decrease the number of branch instructions executed on
both CPUs and GPUs (but at the expense of increased register pressure).

We also fuse the two sets of loops over \( j \) and \( i \) into a single set of loops, mainly for the benefit of the GPU implementation: it enables a single kernel to carry out the updates in all three neighbouring directions, as opposed to requiring a separate kernel for each of the loops over \( j \) and \( i \); it enables the GPU to hide memory latency much more effectively, as fewer memory loads need to be completed before the solution can be updated in the \( j \) and \( i \) directions; the number of registers required to hold intermediate values is decreased, which may increase occupancy (i.e. the ratio of active warps to the maximum number of warps supported on a single SM).

Pseudocode for our optimised implementation of \( \text{blts} \) is shown in Algorithm 3.

**Algorithm 3** Pseudocode for the optimised \( \text{blts} \).

```
for all \( k \) do
  for all \( j \) do
    for all \( i \) do
      call update \((k, j, i, 0)\)
        using \((k - 1, j, i, 0)\)
      \vdots
      call update \((k, j, i, 4)\)
        using \((k - 1, j, i, 4)\)
      call update \((k, j, i, 0)\)
        using \((k, j - 1, i, 0)\)
      \vdots
      call update \((k, j, i, 4)\)
        using \((k, j - 1, i, 4)\)
      call update \((k, j, i, 0)\)
        using \((k, j, i - 1, 0)\)
      \vdots
      call update \((k, j, i, 4)\)
        using \((k, j, i - 1, 4)\)
  end for
end for
```

B. Memory Access Optimisation

For each grid-point, the \( \text{jacld} \) and \( \text{jacu} \) methods read in five solution values and five values from three neighbours (20 values in total). These data are used to populate four \( 5 \times 5 \) matrices (100 values in total) per grid-point, which are later used by the \( \text{blts} \) and \( \text{buts} \) methods. In our optimised code, we move this calculation into the wavefront section; instead of loading 100 values per grid-point, we load 20 values and perform the \( \text{jacld} \) and \( \text{jacu} \) calculations inline.

In addition to reducing the amount of memory required for each problem size, this optimisation decreases the number of memory accesses made by the \( \text{blts} \) and \( \text{buts} \) kernels, whilst increasing their computational intensity. This improves the GPU’s ability to hide the latency of the remaining memory accesses.

Recent work [24], which investigates a space/time tradeoff in GPU codes, reaches a similar conclusion – that it is beneficial to compress data structures in order to decrease the frequency and size of memory accesses at the expense of more floating-point arithmetic operations.

C. Message Size Optimisation

The majority of the messages sent by \( \text{LU} \) are small, since each processor works on a single tile of data (of size \( N_x/P_x \times N_y/P_y \times 1 \)) at a time. Each of the messages sent during the wavefront section contains a single row or column of either \( N_x/P_x \) or \( N_y/P_y \) floating-point values, which does not make efficient use of network bandwidth.

To address this, we implement a system we refer to henceforth as \( k \)-\textit{blocking}, which is implemented in the Sweep3D benchmark. Under this system, as shown by Figure 3, each processor computes the values of a stack of \( k\text{\textit{block}} \) tiles prior to communicating with its neighbouring processors. Each message now consists of a face of \( N_x/P_x \times k\text{\textit{block}} \) or \( N_y/P_y \times k\text{\textit{block}} \) floating-point values and adjusting the value of \( k\text{\textit{block}} \) allows us to achieve better network (and/or PCIe bus) efficiency. In the GPU solution, \( k \)-\textit{blocking} also increases the amount of available parallelism; rather than carrying out a two-dimensional wavefront sweep across each tile, we can carry out a three-dimensional wavefront sweep across the stack of \( k\text{\textit{block}} \) tiles.

The optimal value of this \( k\text{\textit{block}} \) parameter differs according to architecture, and also whether we are operating on a single processor or a collection of processors communicating via MPI. On a single processor, the best value of \( k\text{\textit{block}} \) is \( N_z \), since it maximises the size of the hyperplanes that can be processed in each parallel step.

When running on multiple processors, however, it becomes necessary to consider the effect of the chosen \( k\text{\textit{block}} \) value on communication and so-called pipeline fill time (i.e. the time required for the wavefront sweep to reach the last processor). For CPUs, the dominating factors are typically the bandwidth and latency of the network: choosing too small a \( k\text{\textit{block}} \) may not overcome the problem of high network latency, whilst

\[ \text{Fig. 3. The } k\text{-blocking policy.} \]
choosing too large a $kblock$ will cause delays to downstream processors. For GPUs, the amount of parallelism is another important factor: too small a $kblock$ will limit the amount of available parallelism, but too large a $kblock$ will again cause pipeline delays. Due to this tradeoff, it is necessary to choose an optimal value of $kblock$ via empirical evaluation or performance modelling.

On the CPU, we typically set $kblock = 1$, as the negative effect of larger values on pipeline fill time tends to outweigh the positive effects upon bandwidth efficiency. In theory, the selected $kblock$ value for the GPU should be greater than or equal to $N_x/P_x + N_y/P_y - 1$, since this is the number of wavefront steps required to complete a single tile and (generally) to reach the largest hyperplane. In practice however, we find that the increase in parallel efficiency is outweighed by the increase in pipeline fill time; we instead set $kblock = \min(N_x/P_x, N_y/P_y)$, as this strikes a balance between the reduction in parallelism and increase in pipeline fill time. Empirical benchmarking confirms that these values of $kblock$ provide the best levels of performance. Although we do not use auto-tuning, this approach could also be used to establish parameter settings that maximise per-machine performance.

\[
\begin{align*}
\text{Device} & \quad \text{Compiler} & \quad \text{Options} \\
\text{Intel X5550 (Fortran)} & \quad \text{Sun Studio 12 (Update 1)} & \quad -O5 -native \\
& & \quad -xprefetch \\
& & \quad -xunroll=8 -xkipo \\
& & \quad -xvector \\
\text{Intel X5550 (GPU Host)} & \quad \text{GNU 4.3} & \quad -O2 -msse3 \\
& & \quad -funroll-loops \\
\text{GeForce 8400GS/9800GT} & \quad \text{NVCC} & \quad -O2 -arch=\text{sm}_11 \\
\text{Tesla C1060/C2050} & \quad \text{NVCC} & \quad -O5 -qhot -Q \\
& & \quad -qipa=inline-auto \\
& & \quad -qipa=inline-limit=32768 \\
& & \quad -qipa=level=2 \\
& & \quad -quroll=yes \\
\text{BlueGene/P} & \quad \text{IBM XLF} & \quad -O4 -tp barcelonas-64 \\
& & \quad -Mvect=sse -Mscalarame \\
& & \quad -Munroll=c:4 -Munroll=n:4 \\
& & \quad -Munroll=m:4 -Mpre=all \\
& & \quad -Mmmpartialnoc \\
& & \quad -Mipa=fast,inline,safe \\
\text{AMD Opteron} & \quad \text{PGI 8.0.1} & \quad -Mipa=fast,inline,safe \\
\end{align*}
\]

\text{TABLE II}

\text{COMPILER CONFIGURATIONS.}

\section*{D. GPU-specific Optimisation}

We ensure that each of our memory accesses is \textit{coalesced}, in keeping with the guidelines in [22]. The simplest way to achieve this is to ensure that all threads access contiguous memory locations; for the wavefront sections, we rearrange memory in keeping with the thread allocation depicted in Figure 2.

However, the parallel sections with no data dependencies require a different memory arrangement and therefore between the two sections we call a rearrangement kernel to swap memory layouts. Although this kernel involves some uncoalesced memory accesses, which is largely unavoidable since it reads from one memory layout and writes to another, the penalty is incurred only once – rather than for every memory access within the methods themselves. The lack of global synchronisation within CUDA kernels prevents this rearrangement from being performed \textit{in place} and therefore we make use of a separate rearrangement buffer on the GPU. Though this does increase the memory requirement of the GPU solution, the size of the rearrangement buffer is significantly less than the combined size of the arrays removed as part of the optimisation detailed in Subsection V-B.

Since the CUDA card itself does not have access to the network, any data to be sent via MPI must first be transferred to the CPU and, similarly, any data received via MPI must be transferred to the GPU. Packing or unpacking the MPI buffers on the CPU requires a copy of the entire data grid – carrying out this step on the GPU significantly decreases the amount of data sent across the PCIe bus and also allows for the elements of the MPI buffers to be packed or unpacked in parallel.

\section*{VI. WORKSTATION PERFORMANCE}

The first set of experiments investigate the performance of a single workstation executing the LU benchmark in both single- and double-precision. Problem classes A, B and C were executed on a traditional quad-core CPU, along with a range of consumer and high-end NVIDIA GPUs, including a Tesla C2050 built on the newest Fermi architecture. The full hardware specifications of the GPUs used in these experiments can be found in Table I. The CPUs used in all workstations are Nehalem-class 2.66GHz Intel Xeon X5550s, with 12GB of RAM and the ability to utilise dual-issue simultaneous multi-threading (SMT). The compilers/flags used on each platform are in Table II.

The graphs in Figures 4a and 4b show the resulting execution times in single- and double-precision respectively. Due to their compute capability, the GeForce consumer GPUs used in our experiments appear in the single-precision comparison only. It is clear from these graphs that the GPU solution outperforms the original FORTRAN 77 benchmark for all three problem classes when run on HPC hardware; the Tesla C1060 and C2050 are approximately 2.5x and 7x faster than the original benchmark run on an Intel X5550. However, it is also apparent that a number of the optimisations outlined in Section V are also of benefit to the CPU, reducing execution times (and hence speedup figures) by over 30%.

Our results also demonstrate the architectural improvements made by NVIDIA between each revision of the CUDA architecture: for our single-precision GPU implementation of LU the 9800GT is 8x faster than the 8400GS; the C1060 is 4x.
faster than the 9800GT; and the C2050 is 2.5x faster than the C1060. These performance gains are not simply the result of a significant core count; the C2050 has 4x as many cores as a 9800GT (and the clock rate of those cores is lower) and yet it is approximately 10x faster. Improved memory bandwidth, relaxed coalescence criteria and the introduction of an L2 cache are among the hardware changes we believe are responsible for these improvements.

Although the execution times of both consumer cards are worse than that of the Intel X5550, we believe that the performance of more recent consumer cards with higher compute capability (e.g., a GeForce GTX 280, 480 or 580) would be more competitive; it is our understanding that the difference between the consumer and HPC cards is largely one of memory and quality control, suggesting that the performance of newer consumer cards would be closer to that of the CPU. Regardless, the results from the HPC GPUs make a compelling argument in favour of the use of GPUs for the acceleration of scientific wavefront codes in single workstation environments.

Unexpectedly, the performance hit suffered by moving from single- to double-precision in the CPU and GPU implementations of LU is comparable. This is surprising because, according to NVIDIA, the ratios of double- to single-precision performance for the Tesla C1060 and C2050 are 12:1 and 2:1.

Our results also demonstrate that the C2050’s ECC memory is not without cost; firstly, and as shown in Table I, enabling ECC decreases the amount of global memory from 3GB to 2.65GB; secondly, it leads to a significant reduction in performance. For a Class C problem run in double-precision, execution times are almost 15% lower when ECC is disabled.

VII. PERFORMANCE MODELS AND VALIDATIONS

The results in the previous section illustrate the performance benefits of GPU utilisation within a single workstation. However, the question remains as to whether these benefits transfer to MPI-based clusters of GPUs. We attempt to answer this question, comparing the performance of our GPU solution running at scale to the performance of two production-grade HPC clusters built on alternative CPU architectures: an IBM BlueGene/P (DawnDev) and a commodity AMD Opteron cluster (Hera), both of which are located at the Lawrence Livermore National Laboratory (LLNL).

DawnDev follows the tradition of IBM BlueGene architectures: a large number of lower performance processors (850MHz PowerPC 450d), a small amount of memory (4GB per node) and a proprietary BlueGene torus high-speed interconnect. Hera, in contrast, has densely packed quad-socket, quad-core nodes consisting of 2.3GHz AMD Opteron cores with 32GB of memory per node and an InfiniBand DDR interconnect.

We augment this hardware with performance models, since the models allow us to: (i) investigate the performance of larger test cases (Class D and Class E) despite machine limitations (e.g. we are limited to 1024 nodes on DawnDev and have a maximum job-size limit on Hera); (ii) examine the benchmark’s weak- and strong-scaling behaviour; and (iii) discover which costs are attributable to compute, network communications and PCIe transfers, through a breakdown of projected execution times. The models assume one GPU per node. Although other configurations are clearly possible, this assumption simplifies the issue of PCIe contention (four GPUs per node would commonly share two PCIe buses).

A. An Analytical Performance Model

We employ a recently published reusable model of pipelined wavefront computations from [2], which abstracts the parallel behaviour common to all wavefront implementations into a generic model. When combined with a limited number of benchmarked input parameters, the model is able to accurately predict execution time on a wide variety of architectures.

The behaviour of a code’s wavefront section is captured using the following parameters: a “grind-time” per grid-point ($W_g$), so called because it represents the time a given processor is actively working (or “grinding”), used to calculate the compute time on each processor prior to communication ($W$); and a time-per-byte used in conjunction with message sizes ($\text{MessageSize}_{NS}$ and $\text{MessageSize}_{EW}$) to calculate the
<table>
<thead>
<tr>
<th>Machine</th>
<th>Nodes</th>
<th>Min.</th>
<th>Actual</th>
<th>Predicted</th>
<th>Sim. (No Noise)</th>
<th>Sim. (w/ Noise)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Mean</td>
<td>Max.</td>
<td>Analytical</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GPU Cluster (Class C)</td>
<td>1 (1 × C1060)</td>
<td>153.26</td>
<td>153.30</td>
<td>153.37</td>
<td>153.26</td>
<td>147.15</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>147.15</td>
<td>147.15</td>
</tr>
<tr>
<td></td>
<td>4 (4 × C1060)</td>
<td>67.06</td>
<td>67.25</td>
<td>67.58</td>
<td>70.45</td>
<td>66.43</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>69.32</td>
<td></td>
</tr>
<tr>
<td></td>
<td>8 (8 × C1060)</td>
<td>52.72</td>
<td>52.92</td>
<td>53.08</td>
<td>52.72</td>
<td>50.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>54.05</td>
<td></td>
</tr>
<tr>
<td></td>
<td>16 (16 × C1060)</td>
<td>44.29</td>
<td>44.46</td>
<td>44.51</td>
<td>44.47</td>
<td>42.85</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>46.08</td>
<td></td>
</tr>
<tr>
<td>GPU Cluster (Class D)</td>
<td>4 (4 × C1060)</td>
<td>1359.93</td>
<td>1367.65</td>
<td>1372.85</td>
<td>1417.57</td>
<td>1375.28</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1393.84</td>
<td></td>
</tr>
<tr>
<td></td>
<td>8 (8 × C1060)</td>
<td>735.53</td>
<td>736.60</td>
<td>737.47</td>
<td>744.24</td>
<td>723.83</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>745.47</td>
<td></td>
</tr>
<tr>
<td></td>
<td>16 (16 × C1060)</td>
<td>414.31</td>
<td>414.97</td>
<td>415.45</td>
<td>424.65</td>
<td>413.13</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>433.10</td>
<td></td>
</tr>
<tr>
<td>AMD Cluster (Class C)</td>
<td>2 (32 Cores)</td>
<td>81.97</td>
<td>86.74</td>
<td>96.02</td>
<td>87.11</td>
<td>84.55</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>102.60</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4 (64 Cores)</td>
<td>58.37</td>
<td>60.22</td>
<td>62.14</td>
<td>47.13</td>
<td>45.05</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>57.45</td>
<td></td>
</tr>
<tr>
<td></td>
<td>8 (128 Cores)</td>
<td>32.18</td>
<td>32.90</td>
<td>33.70</td>
<td>27.26</td>
<td>14.66</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>34.08</td>
<td></td>
</tr>
<tr>
<td>AMD Cluster (Class D)</td>
<td>8 (128 Cores)</td>
<td>472.67</td>
<td>539.25</td>
<td>561.55</td>
<td>428.58</td>
<td>417.49</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>461.54</td>
<td></td>
</tr>
<tr>
<td></td>
<td>16 (256 Cores)</td>
<td>281.01</td>
<td>283.41</td>
<td>285.73</td>
<td>227.06</td>
<td>218.73</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>262.38</td>
<td></td>
</tr>
<tr>
<td></td>
<td>32 (512 Cores)</td>
<td>192.40</td>
<td>195.52</td>
<td>197.35</td>
<td>122.42</td>
<td>115.51</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>160.59</td>
<td></td>
</tr>
<tr>
<td></td>
<td>64 (1024 Cores)</td>
<td>114.59</td>
<td>122.11</td>
<td>131.30</td>
<td>67.60</td>
<td>64.19</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>107.79</td>
<td></td>
</tr>
<tr>
<td>BlueGene/P (Class C)</td>
<td>32 (128 Cores)</td>
<td>49.76</td>
<td>49.81</td>
<td>49.91</td>
<td>55.50</td>
<td>55.87</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>60.42</td>
<td></td>
</tr>
<tr>
<td></td>
<td>64 (256 Cores)</td>
<td>29.11</td>
<td>29.12</td>
<td>29.14</td>
<td>31.20</td>
<td>31.34</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>35.01</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>22.86</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>15.14</td>
<td></td>
</tr>
<tr>
<td>BlueGene/P (Class D)</td>
<td>32 (128 Cores)</td>
<td>736.84</td>
<td>736.84</td>
<td>736.85</td>
<td>720.84</td>
<td>723.66</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>745.08</td>
<td></td>
</tr>
<tr>
<td></td>
<td>64 (256 Cores)</td>
<td>386.34</td>
<td>386.40</td>
<td>386.47</td>
<td>379.11</td>
<td>381.37</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>398.63</td>
<td></td>
</tr>
<tr>
<td></td>
<td>128 (512 Cores)</td>
<td>217.43</td>
<td>217.63</td>
<td>217.93</td>
<td>200.86</td>
<td>201.87</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>217.72</td>
<td></td>
</tr>
<tr>
<td></td>
<td>256 (1024 Cores)</td>
<td>123.60</td>
<td>123.97</td>
<td>124.20</td>
<td>107.33</td>
<td>107.76</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>119.71</td>
<td></td>
</tr>
</tbody>
</table>

**TABLE III**

**MODEL AND SIMULATION VALIDATIONS (TIME IS GIVEN IN SECONDS).**

communication times between processors. The value of $W_g$ can be obtained via benchmarking or a low-level hardware model; the time-per-byte can be obtained via benchmarking (for a known message size) or a network sub-model. A $T_{nonwavefront}$ parameter represents all compute and communication time spent in non-wavefront sections of the code and can similarly be obtained through benchmarks or sub-models.

Our application of the reusable wavefront model makes use of both benchmarking and modelling, with $W_g$ being recorded from benchmark runs and the message timings of all machines taken from architecture-specific network models. It should be noted that the value of $W_g$ is typically too small to benchmark directly; rather, we benchmark the time taken to process a single stack of $k$-block tiles (*i.e.* $W$) and divide it by the number of grid-points processed. The network models were constructed based on results from the SKaMPI [25] benchmark, executed over a variety of message sizes and core/node counts in order to account for contention.

For the GPU cluster, the network model was altered to include the PCIe transfer times associated with writing data to and reading data from the GPU. The PCIe latencies and bandwidths of both cards were obtained using the `bandwidthTest` benchmark provided in the NVIDIA CUDA SDK; the MPI communication times employed are benchmark results from an InfiniBand cluster.

**B. A Simulation-based Performance Model**

In order to verify our findings, we also employ a performance model based on discrete event simulation. We use the WARPP simulator [3], which utilises coarse-grained compute models as well as high-fidelity network modelling to enable the accurate assessment of parallel application behaviour at large scale.

A key feature of WARPP is that it also permits the modelling of compute and network noise through the application of a random distribution to compute or networking events. In this study, we present two sets of runtime predictions from the simulator: a standard, noise-less simulation; and a simulation employing noise in data transmission times.

In the simulations including noise, the network events have a Gaussian distribution (with a standard deviation consistent with benchmarked data) applied to MPI communications. The simulator is therefore able to create a range in communication costs, which reflect the delays caused by other jobs and background networking events present in the machine.
C. Model Validation

Validations of both the analytical model and simulations from the WARPP toolkit are presented in Table III. Model accuracy varies between the machines, but is between 80% and 90% for almost all runs. When reading these results it is important to understand that:

- the code is executed on shared machines, and validating the models on contended machines tends to increase the error due to network contention and machine load (the model error tends to be lower when the machine is quieter);
- a degree of inaccuracy in the models is to be expected, as we do not capture issues such as process placement on the host machine (a poor allocation by the scheduler will impact on runtime, and thus model error);
- the introduction of noise to the simulator for the AMD cluster is important – this is an extremely heavily used (and contended) resource;
- the inclusion of min and max values in Table III allows the reader to understand the runtime variance on the three platforms in question (higher on the AMD cluster, lower on both the GPU cluster and the BlueGene) – it is harder to validate models against machines with higher runtime variance;
- improved model results have been demonstrated in dedicated (non-shared) environments, see [2, 3], and are not republished here;
- errors reported here are comparable with those seen in previous research, e.g. [4].

The high levels of accuracy and correlation between the analytical and simulation-based models – in spite of the presence of other jobs and background noise – provide a significant degree of confidence in their predictive accuracy. We utilise these models in the subsequent section to further assess the behaviour of LU at increased scale and problem size.

VIII. Scalability Study

A. Weak Scaling

We investigate how the time to solution varies with the number of processors for a fixed problem size per processor. This allows us to assess the suitability of GPUs for capacity clusters, by exposing the cost of adding extra nodes to solve increasingly large problems.

As stated in Section III, LU operates on grids of size $N^3$ and uses a 2D domain decomposition across processors. This of course renders the seven verifiable problem classes unusable in a weak-scaling study; it is impossible to fix the subdomain of each processor at a given number of grid-points $(N_x/P_x \times N_y/P_y \times N_z)$ whilst increasing $N_x$, $N_y$ and $N_z$. To compensate for this, we fix the height of the problem grid to 1024. Although this prevents us from verifying the solution reported against a known solution, we are still able to verify that both implementations produce the same solution.

The number of grid-points per node is set to $64 \times 64 \times 1024$, as this provides each GPU with a suitable level of parallelism.

Figure 5 shows model projections for execution times up to a maximum problem size of $1024 \times 1024 \times 1024$ (corresponding to 256 nodes in each cluster). The reader is reminded that each BlueGene/P node has four cores, each Opteron node 16 cores and each Tesla node a single GPU. Both the analytical model (A) and the simulation with noise applied (S) provide similar runtime projections, as demonstrated by the close performance curves.

Typically, if a code exhibits good weak scalability, then the execution time will remain largely constant as additional nodes are added. Our results show that, across all the architectures studied, the execution time of LU increases with the number of nodes – a side-effect of the wavefront dependency. As the number of nodes increases, so too does the pipeline fill time of each wavefront sweep.

It is apparent from the graph that the weak scalability of our GPU implementation is worse than that of its CPU counterparts. This is due to the selection of a relatively large $kblock$ for the GPU implementation; since each GPU must process more grid-points than a CPU prior to communication with its neighbours, the addition of an extra node has a larger effect on pipeline fill time. The same situation arises if a large $kblock$ value is chosen for the CPU implementation.

B. Strong Scaling

We investigate how the time to solution varies with the number of processors for a fixed total problem size. Figures 6a and 6b show analytical model and simulation projections for the execution times of Class D and E problems, respectively. Here we demonstrate the utility of adding an extra GPU for the acceleration of a given problem, a factor that will be of interest when employing capability clusters.

As the total problem size is fixed, we do not encounter the same problems as we did with the weak-scaling study (i.e. we are able to use the standard problem classes). We therefore investigate how the performance of the CPU and
GPU implementations scale with the number of processors for Classes D and E.

A cluster of Tesla C2050 GPUs provides the best performance at small scale for both problem sizes. However, as the number of nodes increases, the BlueGene/P and Opteron cluster demonstrate higher levels of scalability; the execution times for the CPU-based clusters continue to decrease as the number of nodes is increased, whilst those for the GPU-based clusters tend to plateau at a relatively low number of nodes. We examine the reasons for these scalability issues in Section IX.

In addition to performance, another important metric to consider when comparing machines of this scale is power consumption, since this has a significant impact on their total cost. Therefore, Table IV lists the power consumption and theoretical peak for each of the four machines modelled, for a fixed execution time of a Class E problem. We present two different power figures for each machine: firstly, the thermal design power of the compute devices used (Compute-TDP), to represent the maximum amount of power each architecture could draw to perform computation on the devices employed (and hence the amount of power the system must be provided with in the worst case); and secondly, benchmarked power consumption, to represent the amount of power each architecture is likely to draw in reality and also account for the power consumption of other hardware in the machine.

In the case of the Tesla C1060 and C2050 machines, the power consumption of an HP Z800-series compute blade utilising a single Intel X5550 Nehalem processor and one GPU was recorded during runs of a Class C problem. The figure listed therefore represents the power usage of the entire blade: one Tesla C1060 or C2050 GPU, a single quad-core processor, 12GB of system memory and a single local disk. It does not include the power consumption for a high-performance network interconnect. For the supercomputers at LLNL (to which we do not have physical access), the benchmarked figures are the mean recorded power consumption during typical application and user workloads [26].

Of the four machines, the BlueGene/P has the lowest power consumption and lowest theoretical peak, yet also achieves
the lowest execution time. The Tesla C2050 cluster, on the other hand, has the second lowest power consumption and achieves the second lowest execution time, yet has the highest theoretical peak. This demonstrates that although GPU-based solutions are considerably more space- and power-efficient than commodity CPU clusters, integrated solutions (such as the BlueGene) afford even higher levels of efficiency and scalability. Furthermore, the level of sustained application performance offered by GPU clusters is closer than expected to that of existing cluster technologies – and lower as a percentage of peak. We expect that as GPU designs improve (by increasing parallelism and performance per watt), there will be significant pressure on the manufacturers of such integrated machines to provide even higher levels of scalability in order to remain competitive.

In Section VI we demonstrated that, when comparisons are made on a single node basis, our GPU implementation of LU is up to 7x faster than the benchmark’s original CPU implementation. However, when considered at scale, the gap between CPU and GPU performance is significantly decreased. This highlights the importance of considering scale in future studies comparing accelerators and traditional architectures.

We note that the figures in Table 4 depend on how well an implementation exploits the full potential of the GPU; Sections 4 and 5 detail our attempts to maximise performance on GPUs, and our 7x speedup over the GPU version attests to our success in this regard. However, there are inherent issues with the strong scalability of pipelined wavefront algorithms (e.g. the pipeline fill), and this limits the ability of these codes to achieve high levels of theoretical peak at scale (other studies report a percentage of peak of around 5-10% on CPUs [27]). A larger \( k_{\text{block}} \) would allow better utilisation and performance per GPU, but this does not necessarily mean a high percentage of peak at scale. We discuss and evaluate potential strategies for algorithmic improvements in Section 9.

IX. ANALYSIS AND FURTHER FINDINGS

Our results show that the GPU implementation of LU does not scale well beyond a low number of nodes (relative to traditional CPU architectures). One issue commonly associated with the current generation of GPUs is the PCIe overhead; indeed, several innovations are designed to mitigate these costs, such as: (i) asynchronous data transfer; (ii) high-speed PCIe 2.0 buses; and (iii) future\( f\text{used} \) designs from AMD, Intel and NVIDIA that place a CPU and a GPU on the same chip. We are therefore interested in exposing the PCIe transfer costs for LU, as this will allow us to speculate as to the impact of future architectural designs upon performance.

The graph in Figure 7 shows a breakdown of execution times for a Class E problem on different numbers of GPUs in terms of compute, network communication and PCIe transfer times. It is clear that the PCIe bus is not responsible for the poor scaling of LU. Furthermore, the network communication overhead is greater than that associated with the PCIe bus.

We identify two potential causes of the GPU implementation’s limited scalability:

First, the 2D domain decomposition and strong scaling result in a decreasing amount of parallelism per GPU as the number of GPUs increase. The impact of this is greater for larger problem classes, as the height of each GPU’s tile-stack increases with problem size.

Second, the existing \( k_{\text{block}} \)-blocking policy trades GPU compute efficiency for pipeline fill time. A large \( k_{\text{block}} \) value is necessary to utilise the GPU’s parallel resources effectively (since it presents more parallelism), but this does not necessarily mean a decrease in execution time for the entire sweep. A larger \( k_{\text{block}} \) is likely to take longer to process (which will increase the pipeline fill time) but also increases MPI message size (and larger messages may make more efficient use of network and PCIe bandwidth).

Thus, the scalability of this class of algorithm is impacted by device compute-performance; the SIMD width of the compute device; available memory per node; and network/PCIe latency and bandwidth. As CPU architectures become more SIMD-like (e.g. through increased vector length) there is increasing need for these issues to be addressed.

A. Domain Decomposition

Under the 2D domain decomposition used in the original CPU implementation, if \( N_x \) increases then \( N_x/P_x \) and \( N_y/P_y \) must decrease in accordance with the memory limit of a node. This is significant because the size of a 3D grid’s largest hyperplane is bounded by the product of its two smallest dimensions – as \( N_x/P_x \) and \( N_y/P_y \) decrease, so too does the amount of available parallelism. A 3D domain decomposition would enable us to deal with an increase in \( N_x \) by adding more processors, thus preventing a decrease in parallelism.

To investigate this possibility, we apply the model to a 960 \( \times \) 960 \( \times \) 960 grid decomposed over 64 GPUs. Firstly, we determine the number of grid-points per GPU: in a 2D decomposition (i.e. an \( 8 \times 8 \times 1 \) processor array), each GPU is assigned a block of 120 \( \times \) 120 \( \times \) 960 grid-points; in a 3D decomposition (i.e. a \( 4 \times 4 \times 4 \) processor array), each GPU has a block of size 240 \( \times \) 240 \( \times \) 240. Secondly, we note
that the solution of a block of size $N_x \times N_y \times N_z$ requires
$N_x + N_y + N_z - 2$ wavefront steps.

As a corollary, a processor array of size $P_x \times P_y \times P_z$ will have a compute time of:

$$(P_x + P_y + \left\lceil \frac{N_z}{kblock} \right\rceil \times P_z - 2)W$$

where $W$ is the time a processor takes to compute a block of size $N_x/P_x \times N_y/P_y \times kblock$.

Thus an $8 \times 8 \times 1$ processor array, with a $kblock$ of 120, has a compute time of $22W$, whereas a $4 \times 4 \times 4$ processor array, with a $kblock$ of 240, has a compute time of $10W$. In order for the performance of the 3D decomposition to match that of the 2D decomposition, even when assuming zero communication cost, the value of $W$ for a $240 \times 240 \times 240$ block cannot be more than 2.2x greater than that for a $120 \times 120 \times 120$ block. Our benchmarking reports that it is approximately 6x greater, demonstrating that a 3D decomposition does not result in a performance gain.

B. K-Blocking Policy

The $k$-blocking policy described earlier is very inefficient for values of $kblock$ less than $N_z$. During the processing of each set of $kblock$ tiles, the number of grid-points processed increases from 1 towards some maximum $H$, before decreasing again to 1.

Ideally, we want to develop a method of $k$-blocking that allows us to process hyperplanes of size $H$ in each wavefront step whilst having a minimal effect on the pipeline fill time and communication efficiency. Setting $kblock = N_z$ produces the desired compute behaviour, but causes a considerable increase in pipeline fill time. Computing the values of all grid-points on the current hyperplane (even if they lie in the next $kblock$) also increases parallel efficiency, but is complicated by the fact that the computation for some grid-points will depend on values yet to be received from processors upstream.

The reader is reminded that a single wavefront step moves from hyperplane $f$ to $(f+1)$; a single wavefront step increases the depth of the deepest grid-point the hyperplane intersects by one. Thus, a processor can execute $s$ wavefront steps if and only if the data dependencies for all grid-points on the following $s$ levels are satisfied; a processor receiving $s$ rows or columns from those upstream can execute only $s$ wavefront steps.

This forms the basis for a new $k$-blocking policy, as depicted in Figure 8, which sees each processor running only $kblock$ wavefront steps upon receipt of a message. The end result of this policy is that the compute efficiency on each processor is maximised, at the expense of an increased pipeline fill time.

We present in Table V a comparison between the original $k$-blocking policy and an early implementation of the new policy for a Class C problem executed on 4, 8 and 16 Tesla C1060 GPUs. In each case, the code was run with a $kblock$ of 1 (the best expected value for pipeline fill time) and $\min(N_z/P_x, N_y/P_y)$ (the value used under the old policy).

The results in this table demonstrate that the performance of the new policy is significantly better than that of the original policy for low values of $kblock$, yet slightly worse for high values. This is a direct result of the increased pipeline time.

In spite of this, our initial results show promise. That the performance of runs with low $kblock$ values has been improved to such a degree demonstrates that the new policy will allow the value of $kblock$ to be chosen based solely on PCIe and network latencies. We will investigate improvements to our new implementation and its effect upon the performance of large-scale runs in future work.

X. Conclusions

The porting and optimisation of parallel codes for accelerator-based architectures is a topic of intense current interest within the high performance computing community. This is in part due to the high levels of theoretical performance on offer from accelerator devices, as well as competitive levels of spatial and power efficiency.

We present optimised implementations of the NAS LU benchmark for distributed clusters of CPUs and GPUs. Benchmark results are provided for commodity-grade GPU cards as well as for flagship HPC products from NVIDIA, with comparisons provided for processors from Intel, AMD and IBM. We then use these benchmarks, together with two performance models of LU, to assess the performance of the codes at scale. This paper is the most comprehensive
assessment of LU’s performance on novel architectures to be published to date and provides insight into the performance of the code on alternative petascale-capable computing hardware.

These results demonstrate that while distributed GPU clusters can deliver substantial levels of theoretical peak performance, achieving sustained application performance at scale is still a challenge. Like-for-like comparisons to existing technologies such as IBM’s BlueGene platform help also to show that the power-efficiency of GPU-solutions – a much cited reason for their adoption – is in fact comparable for this class of application.

These findings therefore raise interesting questions about the future direction of HPC architectures. On the one hand, we might expect to see smaller clusters of accelerator-based nodes which will favour kernels of highly vectorisable code; on the other, we might expect highly parallel solutions typified by the BlueGene/P, where “many-core” will mean massively parallel quantities of independently operating cores. Therefore, the choice that application programmers will be faced with is one of focusing on low-level code design (to exploit instruction-level and thread-level parallelism) or higher-level, distributed scalability.

This paper suggests that, for waveform codes at least, both routes currently offer comparable levels of performance in spite of large differences in theoretical peak. The techniques employed in this work demonstrate a low-cost and accurate method of assessing application performance on contemporary and future high-performance computing systems – and emphasise the importance of considering scale in application and machine design, in contrast to benchmarking on single nodes or small clusters.

ACKNOWLEDGEMENTS

This work is supported in part by The Royal Society through their Industry Fellowship Scheme (IF090020/AM). We are grateful to Scott Cutral, Jan Nunes and the Livermore Computing Team for access to, and help in using, the Dawn-Dev BlueGene/P and Hera machines located at the Lawrence Livermore National Laboratory. Access to the LLNL Open Computing Facility is made possible through collaboration with the UK Atomic Weapons Establishment under grants CDK0660 (The Production of Predictive Models for Future Computing Requirements) and CDK0724 (AWE Technical Outreach Programme). The performance modelling research is also supported jointly by AWE and the TSB Knowledge Transfer Partnership grant number KTP006740. The authors would also like to thank the High Performance Computing team at the Daresbury Laboratory (UK) for access to the Daresbury multi-card GPU-cluster.

REFERENCES


