The Library

Should we worry about memory loss?

Tools

Perks, O. F. J., Hammond, Simon D., Pennycook, Simon J. and Jarvis, Stephen A., 1970-. (2011) Should we worry about memory loss? ACM SIGMETRICS Performance Evaluation Review, Volume 38 (Number 4). pp. 69-74. ISSN 0163-5999

Preview

PDF
WRAP_Perks_per-mem.pdf - Submitted Version - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader
Download (538Kb) | Preview

Official URL: http://dx.doi.org/10.1145/1964218.1964230

Abstract

In recent years the High Performance Computing (HPC) industry has benefited from the development of higher density multi-core processors. With recent chips capable of executing up to 32 tasks in parallel, this rate of growth also shows no sign of slowing. Alongside the development of denser micro-processors has been the considerably more modest rate of improvement in random access memory (RAM) capacities. The effect has been that the available memory-per-core has reduced and current projections suggest that this is still set to reduce further. In this paper we present three studies into the use and measurement of memory in parallel applications; our aim is to capture, understand and, if possible, reduce the memory-per-core needed by complete, multi-component applications. First, we present benchmarked memory usage and runtimes of a six scientific benchmarks, which represent algorithms that are common to a host of production-grade codes. Memory usage of each benchmark is measured and reported for a variety of compiler toolkits, and we show greater than 30% variation in memory high-water mark requirements between compilers. Second, we utilise this benchmark data combined with runtime data, to simulate, via the Maui scheduler simulator, the effect on a multi-science workflow if memory-per-core is reduced from 1.5GB-per-core to only 256MB. Finally, we present initial results from a new memory profiling tool currently in development at the University of Warwick. This tool is applied to a finite-element benchmark and is able to map high-water-mark memory allocations to individual program functions. This demonstrates a lightweight and accurate method of identifying potential memory problems, a technique we expect to become commonplace as memory capacities decrease.

Item Type:

Journal Article

Subjects:

Q Science > QA Mathematics > QA76 Electronic computers. Computer science. Computer software

Divisions:

Faculty of Science > Computer Science

Library of Congress Subject Headings (LCSH):

Parallel processing (Electronic computers), High performance computing, Random access memory

Journal or Publication Title:

ACM SIGMETRICS Performance Evaluation Review

Publisher:

ACM

ISSN:

0163-5999

Official Date:

March 2011

Dates:

Date	Date Type
March 2011	Published

Volume:

Volume 38

Number:

Number 4

Page Range:

pp. 69-74

Identification Number:

10.1145/1964218.1964230

Status:

Peer Reviewed

Publication Status:

Published

Access rights to Published version:

Restricted or Subscription Access

Funder:

University of Warwick. Centre for Scientific Computing, Science Research Investment Fund (SRIF)

Related URLs:

Publisher

References:

[1] Maui Cluster Scheduler, 2010.
http://www.clusterresources.com/products/
maui-cluster-scheduler.php.
[2] memP, 2010.
http://sourceforge.net/projects/memp/.
[3] S. Biswas et al. PSMalloc: Content Based Memory
Management for MPI Application. In Proceedings of
the 10th MEDEA workshop on MEmory performance:
DEaling with Applications, systems and architecture,
pages 43{48, New York, NY, USA, 2009. ACM.
[4] D. Dunning, R. Mooney, P. Stolt, and B. Casper.
Tera-Scale Memory Challenges and Solutions. Intel
Technology Journal, 13(4):80{101, 2009.
[5] J. Hennessy and D. Patterson. Computer Architecture
- A Quantitative Approach. Morgan Kaufmann, 2003.
[6] Hewlett-Packard. DDR3 Memory Technology, 4 2010.
[7] S. Iyer et al. Embedded DRAM: Technology Platform
for the Blue Gene/L Chip. IBM J. Res. Dev.,
49:333{350, March 2005.
[8] P. Kogge et al. ExaScale Computing Study:
Technology Challenges in Achieving Exascale Systems.
Technical report, DARPA, September 2008.
[9] G. H. Loh. 3D-Stacked Memory Architectures for
Multi-Core Processors. SIGARCH Comput. Archit.
News, 36:453{464, June 2008.
[10] D. Patterson et al. A Case for Intelligent RAM.
Micro, IEEE, 17(2):34 {44, 1997.
[11] H. D. Simon. The Greening of HPC - Will Power
Consumption Become the Limiting Factor for Future
Growth in HPC? HPC User Forum, October 2008.
[12] J. S. Vitter. External Memory Algorithms and Data
Structures: Dealing with Massive Data. ACM
Comput. Surv., 33(2):209{271, 2001.
[13] W. A. Wulf and S. A. Mckee. Hitting the Memory
Wall: Implications of the Obvious. Computer
Architecture News, 23(1):20{24, 1995.