Skip to content Skip to navigation
University of Warwick
  • Study
  • |
  • Research
  • |
  • Business
  • |
  • Alumni
  • |
  • News
  • |
  • About

University of Warwick
Publications service & WRAP

Highlight your research

  • WRAP
    • Home
    • Search WRAP
    • Browse by Warwick Author
    • Browse WRAP by Year
    • Browse WRAP by Subject
    • Browse WRAP by Department
    • Browse WRAP by Funder
    • Browse Theses by Department
  • Publications Service
    • Home
    • Search Publications Service
    • Browse by Warwick Author
    • Browse Publications service by Year
    • Browse Publications service by Subject
    • Browse Publications service by Department
    • Browse Publications service by Funder
  • Statistics
  • Help & Advice
University of Warwick

The Library

  • Login

Repetitive avalanche cycling of low-voltage power trench n-MOSFETs

Tools
- Tools
+ Tools

Alatise, Olayiwola M., Kennedy, Ian, Petkos, George, Heppenstall, Keith, Khan, Khalid, Parkin, Jim, Koh, Adrian and Rutter, Phil (2010) Repetitive avalanche cycling of low-voltage power trench n-MOSFETs. In: 40th European Solid State Device Research Conference (ESSDERC), Seville, Spain, Sep 13-17, 2010. Published in: Solid-State Device Research Conference (ESSDERC), 2010 Proceedings of the European pp. 273-276.

Full text not available from this repository.
Official URL: http://dx.doi.org/10.1109/ESSDERC.2010.5618365

Abstract

Low voltage discrete power trench n-MOSFETs in TO-220 packages have been subjected to over 200 million cycles of repetitive unclamped inductive switching (UIS) at a mounting base temperature of 150° C and at different avalanche currents. Hot-hole injection into the gate dielectric during avalanche conduction causes a reduction in the threshold voltage as the number of avalanche cycles increase. The relationship between the change in the threshold voltage and the number of avalanche cycles is shown to be a power-law with the pre-factor dependent on the test conditions and the MOSFET technology. Experiments show that the power law pre-factor is proportional to the avalanche current in agreement with the predictions of the “lucky-electron” model. Interestingly, the pre-factor also responds proportionally to the MOSFETs cell pitch. A 40% increase in the avalanche current caused a 30% increase in the power law pre-factor while a 37.5% reduction in the MOSFETs cell pitch caused a 40% reduction in the power law pre-factor. Smaller cell pitch MOSFETs also exhibit improved on-state resistance stability with avalanche cycling however with higher drain-source leakage.

Item Type: Conference Item (Paper)
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Science > Engineering
Journal or Publication Title: Solid-State Device Research Conference (ESSDERC), 2010 Proceedings of the European
Publisher: IEEE
ISSN: 1930-8876
Book Title: 2010 Proceedings of the European Solid State Device Research Conference
Date: 2010
Page Range: pp. 273-276
Identification Number: 10.1109/ESSDERC.2010.5618365
Status: Peer Reviewed
Publication Status: Published
Access rights to Published version: Restricted or Subscription Access
Conference Paper Type: Paper
Title of Event: 40th European Solid State Device Research Conference (ESSDERC)
Type of Event: Conference
Location of Event: Seville, Spain
Date(s) of Event: Sep 13-17, 2010
URI: http://wrap.warwick.ac.uk/id/eprint/45861

Request changes to a record

Actions (login required)

View Item View Item
twitter

Email us: publications@warwick.ac.uk
Contact Details
About Us