Skip to content Skip to navigation
University of Warwick
  • Study
  • |
  • Research
  • |
  • Business
  • |
  • Alumni
  • |
  • News
  • |
  • About

University of Warwick
Publications service & WRAP

Highlight your research

  • WRAP
    • Home
    • Search WRAP
    • Browse by Warwick Author
    • Browse WRAP by Year
    • Browse WRAP by Subject
    • Browse WRAP by Department
    • Browse WRAP by Funder
    • Browse Theses by Department
  • Publications Service
    • Home
    • Search Publications Service
    • Browse by Warwick Author
    • Browse Publications service by Year
    • Browse Publications service by Subject
    • Browse Publications service by Department
    • Browse Publications service by Funder
  • Statistics
  • Help & Advice
University of Warwick

The Library

  • Login

Improved analog performance of strained Si n-MOSFETs on thin SiGe strained relaxed buffers

Tools
- Tools
+ Tools

Alatise, Olayiwola M., Kwa, Kelvin S. K., Olsen, Sarah H. and O'Neill, Anthony G. (2008) Improved analog performance of strained Si n-MOSFETs on thin SiGe strained relaxed buffers. In: 38th European Solid State Device Research Conference (ESSDERC), Edinburgh International Conference Centre, Edinburgh, United Kingdom, Sep 15-19, 2008. Published in: Proceedings of the 38th European Solid-State Device Research Conference (ESSDERC 2008) pp. 99-102.

Full text not available from this repository.
Official URL: http://dx.doi.org/10.1109/ESSDERC.2008.4681708

Abstract

Strained Si/SiGe devices offer a route to high speed digital devices. Analog design trade-offs can also be improved using strained Si if device self-heating can be controlled; strained Si is generated using a strain relaxed buffer (SRB) of SiGe which has a lower thermal conductivity compared with bulk Si. In this work the impact of the SiGe SRB thickness on the analog performance of strained Si nMOSFETs is investigated. The negative drain conductance caused by self heating at high power levels leads to negative self gain and anomalous circuit behavior in terms of nonlinear phase shifts. By using ac and dc measurements we show that by reducing the SRB thickness self-heating effects are significantly lower and the analog design space is improved. The range of gate voltages that leverage positive self gain in 100 nm strained Si MOSFETs fabricated on 425 nm SiGe SRBs is increased by 100% compared with strained Si devices fabricated on conventional SRBs 4 mum thick. Guidelines for the maximum SRB thicknesses required to obtain positive self gain for highly scaled technology generations where self-heating effects increase are presented. For a 22 nm technology node, the SRB thickness should not exceed 20 nm for 1.5 V drain voltage and gate overdrive. The thin SRB is grown using a C-layer and does not compromise any aspect of device performance.

Item Type: Conference Item (Paper)
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Science > Engineering
Journal or Publication Title: Proceedings of the 38th European Solid-State Device Research Conference (ESSDERC 2008)
Publisher: IEEE
ISSN: 1930-8876
Book Title: ESSDERC 2008 - 38th European Solid-State Device Research Conference
Date: 2008
Page Range: pp. 99-102
Identification Number: 10.1109/ESSDERC.2008.4681708
Status: Not Peer Reviewed
Publication Status: Published
Access rights to Published version: Restricted or Subscription Access
Conference Paper Type: Paper
Title of Event: 38th European Solid State Device Research Conference (ESSDERC)
Type of Event: Conference
Location of Event: Edinburgh International Conference Centre, Edinburgh, United Kingdom
Date(s) of Event: Sep 15-19, 2008
URI: http://wrap.warwick.ac.uk/id/eprint/45863

Data sourced from Thomson Reuters' Web of Knowledge

Request changes to a record

Actions (login required)

View Item View Item
twitter

Email us: publications@warwick.ac.uk
Contact Details
About Us