Original citation:

Permanent WRAP url:
http://wrap.warwick.ac.uk/6535/

Copyright and reuse:
The Warwick Research Archive Portal (WRAP) makes this work by researchers of the University of Warwick available open access under the following conditions. Copyright © and all moral rights to the version of the paper presented here belong to the individual author(s) and/or other copyright owners. To the extent reasonable and practicable the material made available in WRAP has been checked for eligibility before being made available.

Copies of full items can be used for personal research or study, educational, or not-for-profit purposes without prior permission or charge. Provided that the authors, title and full bibliographic details are credited, a hyperlink and/or URL is given for the original metadata page and the content is not changed in any way.

Publisher’s statement:
© ACM, 2010. This is the author’s version of the work. It is posted here by permission of ACM for your personal use. Not for redistribution. The definitive version was published in ACM Transactions on Mathematical Software, Volume 37 (Number 1). Article: 9, (2010) http://doi.acm.org/10.1145/1644001.1644010

A note on versions:
The version presented here may differ from the published version or, version of record, if you wish to cite this item you are advised to consult the publisher’s version. Please see the ‘permanent WRAP url’ above for details on accessing the published version and note that access may require a subscription.

For more information, please contact the WRAP Team at: wrap@warwick.ac.uk
Algorithm XXX: Efficient Multiplication of Dense Matrices over GF(2)

MARTIN ALBRECHT
Information Security Group, Royal Holloway, University of London

GREGORY BARD
Department of Mathematics, Fordham University

and

WILLIAM HART
Department of Mathematics, University of Warwick

We describe an efficient implementation of a hierarchy of algorithms for multiplication of dense matrices over the field with two elements (GF(2)). In particular we present our implementation – in the M4RI library – of Strassen-Winograd matrix multiplication and the “Method of the Four Russians for Multiplication” (M4RM) and compare it against other available implementations. Good performance is demonstrated on AMD’s Opteron processor and particularly good performance on Intel’s Core 2 Duo processor. The open-source M4RI library is available as a stand-alone package as well as part of the Sage mathematics system.

In machine terms, addition in GF(2) is logical-XOR, and multiplication is logical-AND, thus a machine word of 64 bits allows one to operate on 64 elements of GF(2) in parallel: at most one CPU cycle for 64 parallel additions or multiplications. As such, element-wise operations over GF(2) are relatively cheap. In fact, in this paper, we conclude that the actual bottlenecks are memory reads and writes and issues of data locality. We present our empirical findings in relation to minimizing these and give an analysis thereof.

Categories and Subject Descriptors: G.4 [MATHEMATICAL SOFTWARE]:
General Terms: Algorithms, Experimentation
Additional Key Words and Phrases: GF(2), matrix, linear algebra, multiplication, Strassen, greasing

1. INTRODUCTION
We describe an efficient implementation of a hierarchy of algorithms for multiplication of dense matrices over the field with two elements (GF(2)). Matrix-matrix multiplication is an important primitive in computational linear algebra and as such, the fundamental algorithms we implement have been well known for some time. Therefore this paper focuses on the numerous techniques employed for the special case of GF(2) in the M4RI library (http://m4ri.sagemath.org) and the benefits so
Table I. Sizes and approximate cost of memory access on modern x86_64 CPUs

<table>
<thead>
<tr>
<th>Architecture</th>
<th>L1</th>
<th>L2</th>
<th>RAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel Core 2 Duo T7600</td>
<td>32KB/3 cyc.</td>
<td>1MB/16 cyc.</td>
<td>≥ 1GB/~200 cyc.</td>
</tr>
<tr>
<td>AMD Opteron 885</td>
<td>64KB/3 cyc.</td>
<td>4MB/14 cyc.</td>
<td>≥ 1GB/~200 cyc.</td>
</tr>
</tbody>
</table>

We note that even for problems that do not reduce to matrix-matrix multiplication many of the techniques presented in this paper are still applicable. For instance, Gaussian Elimination can be achieved via the “Method of the Four Russians for Inversion” (M4RI)(cf. [Bard 2007, Ch. 5] and [Bard 2008]) and borrows ideas from the “Method of the Four Russians for Multiplication” (M4RM) [Arlazarov et al. 1970], [Aho et al. 1974] which we present here.

The M4RI library implements dense linear algebra over $\mathbb{F}_2$ and is used by Sage [Stein et al. 2008] and PolyBoRi [Brickenstein and Dreyer 2007].

Our optimization efforts focus on 64-bit x86 architectures (x86_64), specifically the Intel Core 2 Duo and the AMD Opteron. Thus, we assume in this paper that each native CPU word has 64 bits ($w_s = 64$). However it should be noted that our code also runs on 32-bit CPUs and on non-x86 CPUs such as the PowerPC.

In machine terms, addition in $\mathbb{F}_2$ is logical-XOR, and multiplication is logical-AND, thus a machine word of 64 bits allows one to operate on 64 elements of $\mathbb{F}_2$ in parallel, i.e. at most one CPU cycle for 64 parallel additions or multiplications. As such, element-wise operations over $\mathbb{F}_2$ are relatively cheap. In fact, in this paper, we conclude that the actual bottlenecks are memory reads and writes and issues of data locality. We present our empirical findings in relation to minimizing these and give an analysis thereof.

The second author proposed, in [Bard 2006] and [Bard 2007, Ch. 5], to count memory accesses rather than arithmetic operations to estimate the complexity of such algorithms and the empirical results of this paper lend further support to this model. However, this model is a simplification as memory access is not uniform, i.e. an algorithm which randomly accesses memory will perform much worse than an algorithm with better spatial and temporal locality. These differences only affect the constant of a complexity estimation, if we assume that memory access is $O(1)$. However, in practice they make a very significant difference, as our empirical results will demonstrate.

The paper is structured as follows. We proceed from basic arithmetic (Section 2) via the classical cubic multiplication algorithm (Section 2.3), through a detailed discussion of the Method of the Four Russians (Section 3) to the Strassen-Winograd algorithm (Section 4). We start by introducing our basic data structures and conclude by presenting timing experiments to show the validity of our approach (Section 6) and a brief discussion of these timing experiments.

The main contribution of this work are variants of the M4RM algorithm which make better use of the memory hierarchy found in modern x86_64 CPUs (cf. Table 1). Particulary, we give a more cache friendly version of the M4RM algorithm, a variant of the M4RM which uses more than one lookup table and tuning parameters for the two architectures considered in this work.

Note that all timings in this paper time Strassen-Winograd multiplication (cf. ACM Transactions on Mathematical Software, Vol. V, No. N, Month 20YY.)
Section 4) but with different base cases.

2. BASIC ARITHMETIC

2.1 Our Matrix Data Structure

We use a “flat row-major representation” for our matrices. Thus 64 consecutive entries in one row are packed into one machine word. Consequently, bulk operations on whole rows are considerably cheaper than on whole columns and addressing a single column is more expensive than addressing a single row. Additionally, we maintain an array – called rowswap – containing the address in memory of the first word for each row in the matrix. To represent in-place submatrices (i.e. without copying out the data) we also use this rowswap array. We call these in-place submatrices “matrix windows” and they consist of addresses of the first word of each row and the number of columns each row contains. This approach is limited to matrix windows which start and end at full word borders but this is sufficient for our application. The advantages and disadvantages of the “flat row-major” data structure are, for instance, analyzed in [Pernet 2001].

2.2 Row Additions

Since this basic operation – addition of two rows – is at the heart of every algorithm in this paper, we should briefly mention the SSE2 instruction set [Fog 2008] which is available on modern x86_64 architectures. This instruction set offers an XOR operation for 128-bit wide registers, allowing one to handle two 64-bit machine words in one instruction. The use of these instructions does provide a considerable speed improvement on Intel CPUs. Table II shows that up to a 25% improvement is possible when enabling SSE2 instructions. However, in our experiments performance declined on Opteron CPUs when using SSE2 instructions. The authors were unable to identify a cause of this phenomenon. Note however that MAGMA also does not use SSE2 instructions on the Opteron [Steel 2009] which seems to agree with our findings (cf. Table III).

<table>
<thead>
<tr>
<th>Matrix Dimensions</th>
<th>Using 64-bit</th>
<th>Using 128-bit (SSE2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10,000 × 10,000</td>
<td>1.981</td>
<td>1.504</td>
</tr>
<tr>
<td>16,384 × 16,384</td>
<td>7.906</td>
<td>6.074</td>
</tr>
<tr>
<td>20,000 × 20,000</td>
<td>14.076</td>
<td>10.721</td>
</tr>
<tr>
<td>32,000 × 32,000</td>
<td>56.931</td>
<td>43.197</td>
</tr>
</tbody>
</table>

Table II. Strassen-Winograd multiplication on 64-bit Linux, 2.33Ghz Core 2 Duo

<table>
<thead>
<tr>
<th>Matrix Dimensions</th>
<th>Using 64-bit</th>
<th>Using 128-bit (SSE2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10,000 × 10,000</td>
<td>2.565</td>
<td>2.738</td>
</tr>
<tr>
<td>16,384 × 16,384</td>
<td>10.192</td>
<td>10.647</td>
</tr>
<tr>
<td>20,000 × 20,000</td>
<td>17.744</td>
<td>19.308</td>
</tr>
<tr>
<td>32,000 × 32,000</td>
<td>65.954</td>
<td>71.255</td>
</tr>
</tbody>
</table>

Table III. Strassen-Winograd multiplication on 64-bit Linux, 2.6Ghz Opteron
2.3 Cubic Multiplication

The simplest multiplication operation involving matrices is a matrix-vector product which can easily be extended to classical cubic matrix-matrix multiplication. To compute the matrix-vector product $Av$ we have to compute the dot product of each row $i$ of $A$ and the vector $v$. If the vector $v$ is stored as a row rather than a column, this calculation becomes equivalent to word-wise logical-AND and accumulation of the result in a word $p$ via logical-XOR. Finally, the parity of $p$ needs to be computed. However, as there is no native parity instruction in the x86_64 instruction set this last step is quite expensive compared to the rest of the routine. To account for this, 64 parity bits can be computed in parallel [Warren 2002, Ch. 5]. To extend this matrix-vector multiplication to matrix-matrix multiplication $B$ must be stored transposed.

Alternatively, we may compute the matrix-matrix product as $\sum vB$ over all rows $v$ of $A$. This strategy avoids transposing a matrix and the expensive parity operation.

3. THE METHOD OF THE FOUR RUSSIANS

The Method of the Four Russians matrix multiplication algorithm can be derived from the original algorithm published by Arlazarov, Dinic, Kronrod, and Faradzev for computing one step in the transitive closure of a directed graph [Arlazarov et al. 1970], but does not directly appear there. It has appeared in books including [Aho et al. 1974, Ch. 6].

Consider a product of two matrices $C = AB$ where $A$ is an $m \times \ell$ matrix and $B$ is an $\ell \times n$ matrix, yielding an $m \times n$ for $C$. $A$ can be divided into $\ell/k$ vertical “stripes” $A_0, \ldots, A_{\ell/k-1}$ of $k$ columns each, and $B$ into $\ell/k$ horizontal stripes $B_0, \ldots, B_{\ell/k-1}$ of $k$ rows each. For simplicity, assume $k$ divides $\ell$. The product of two stripes, $A_iB_i$ requires an $m \times \ell/k$ by $\ell/k \times n$ matrix multiplication, and yields an $m \times n$ matrix $C_i$. The sum of all $k$ of these $C_i$ equals $C$.

$$C = AB = \sum_{0}^{\ell/k-1} A_iB_i.$$  

**Example:** Consider $k = 1$ and

$$A = \begin{pmatrix} a_0 & a_1 \\ a_2 & a_3 \end{pmatrix}, \quad B = \begin{pmatrix} b_0 & b_1 \\ b_2 & b_3 \end{pmatrix}.$$ 

Then

$$A_0 = \begin{pmatrix} a_0 \\ a_2 \end{pmatrix}, \quad A_1 = \begin{pmatrix} a_1 \\ a_3 \end{pmatrix}, \quad B_0 = \begin{pmatrix} b_0 \\ b_1 \end{pmatrix}, \quad \text{and} \quad B_1 = \begin{pmatrix} b_2 \\ b_3 \end{pmatrix}.$$ 

and consequently

$$A_0B_0 = \begin{pmatrix} a_0b_0 & a_0b_1 \\ a_2b_0 & a_2b_1 \end{pmatrix} \quad \text{and} \quad A_1B_1 = \begin{pmatrix} a_1b_2 & a_1b_3 \\ a_3b_2 & a_3b_3 \end{pmatrix}.$$ 

Finally, we have

$$C = AB = A_0B_0 + A_1B_1 = \begin{pmatrix} a_0b_0 + a_1b_2 & a_0b_1 + a_1b_3 \\ a_2b_0 + a_3b_2 & a_2b_1 + a_3b_3 \end{pmatrix}.$$
The principal benefit of multiplying in narrow stripes is that the bits across each row of a stripe of $A$ determine which linear combination of rows of $B$ will contribute to the product, e.g. in the above example $a_0, \ldots, a_3$ dictate which linear combination of $(b_0, b_2)$ and $(b_1, b_3)$ must be written to the rows of $C$. However, if the stripe is relatively narrow as in this example, there is only a small number of binary values each row of the stripe can take, and thus only a small number of possible linear combinations of the rows of $B$ that will be “selected”. If we precompute all possible linear combinations of rows of $B$ that could be selected we can create a lookup table into which the rows of the stripes of $A$ can index.

Returning to our example, if $a_0 = a_2$ and $a_1 = a_3$ then the same linear combination would be written to the first and the second row of $C$. Precomputation of all $2^4 - 1$ non-zero linear combinations, $(1 \cdot b_0 + 0 \cdot b_1, 0 \cdot b_0 + 1 \cdot b_1, 1 \cdot b_0 + 1 \cdot b_1)$, ensures that the repeated linear combination has only been computed once. In our trivial example this did not reduce the number of operations, but for much larger matrices reuse of the precomputed combinations yields a reduction in the number of operations. Precomputing a table in this fashion is also called “greasing”.

The technique just described gives rise to Algorithm 1. In Algorithm 1 the subroutine \texttt{ReadBits}(A, r, sc, k) reads $k$ bits from row $r$ starting at column $sc$ and returns the bit string interpreted as an integer. Meanwhile, \texttt{AddRowFromTable}(C, r, T, x) adds the row $x$ from table $T$ to the row $j$ of matrix $C$. The subroutine \texttt{MakeTable}(B, r, c, k) in Algorithm 1 constructs a table $T$ of all $2^k - 1$ non-zero linear combinations of the rows of $B$ starting in row $r$ and column $c$. The traditional way of performing this calculation is to use the reflected binary code.

3.1 Gray Codes

The Gray code [Gray 1953], named after Frank Gray and also known as reflected binary code, is a numbering system where two consecutive values differ in only one digit. Examples of Gray codes for two, three and four bits are given in Figure 3.1.

Gray code tables for $n$-bits can be computed from $n - 1$-bit Gray code tables by prepending each entry of the $n - 1$-bit Gray code table with 0. Then the order of the entries is reversed and a 1 is prepended to each entry. These two half-tables are then concatenated. Of course, there are other more direct ways of constructing these tables, but since we precompute these tables in our code, we are not concerned with optimizing their creation in this paper.

These tables can then be used to construct all $2^k - 1$ non-zero linear combinations of $k$ rows where each new entry in the table costs one row addition as its index differs in exactly one bit from that of the preceding row. Thus computing all $2^k - 1$ non-zero linear combinations of $k$ rows can be done in $2^k - 1$ row additions, rather than $(k/2 - 1)2^k - 1$ as would be expected if each vector were to be tabulated separately.

Overall, the complexity of the algorithm for multiplying two $n \times n$ matrices is as follows: The outer loop is repeated $n/k$ times, the construction of the table costs $2^k \times n$ operations and adding the table to $C$ costs $n^2$ operations: $n/k \times (2^k \times n + n^2)$. If $k = \log n$, this simplifies to $O(n^3/ \log n)$ (cf. [Bard 2006]).

From this complexity analysis it seems one should always choose the parameter.
Algorithm 1 M4RM

function AddRowFromTable(C, r₁, T, r₂) begin
    for 0 ≤ i < NumberOfColumns(C) do begin
        Cᵣ₁,i ← Cᵣ₁,i + Tᵣ₂,i
    end
end

function ReadBits(A, r, c, k) begin
    return Aᵣ,c × 2ᵏ⁻¹ + Aᵣ,c+1 × 2ᵏ⁻² + Aᵣ,c+2 × 2ᵏ⁻₃ + ⋯ + Aᵣ,c+k−1 × 2⁰
end

function MethodFourRussiansMultiplication(A, B, k) do begin
    m ← NumberOfRows(A)
    ℓ ← NumberOfColumns(A)
    n ← NumberOfColumns(B)
    C ← GenerateZeroMatrix(m, n)
    for 0 ≤ i < (ℓ/k) do begin
        //create table of 2ᵏ−1 linear combinations
        T ← MakeTable(B, i × k, 0, k)
        for 0 ≤ j < m do begin
            //read index for table T
            id ← ReadBits(A, j, k × i, k)
            //add appropriate row from table T
            AddRowFromTable(C, j, T, id)
        end
    end
    return C
end

k = ⌊log₂ n⌋ for an n × n matrix. However, in practice this is not the case. First, experimental evidence indicates [Bard 2007, Ch. 5] that ⌊0.75 × log₂ n⌋ seems to be a better choice. Also, for cache efficiency it makes sense to split the input matrices into blocks such that these blocks fit into L2 cache (see below). If that technique is employed then the block sizes dictate k and not the total dimensions of the input matrices. Thus, a much smaller k than log₂ n is found to be optimal, in practice (see below); restraining k in this way actually improves performance.

In our implementation, we pre-compute the Gray Code tables up to size 16. For matrices of dimension > 20 million rows and columns, this is not enough. But, such a dense matrix would have nearly half a quadrillion entries, and this is currently beyond the capabilities of existing computational hardware. Also, for these dimensions the Strassen-Winograd algorithm should be used. Of course, if so desired we may generate the tables on the fly or generate the 2ᵏ−1 linear combinations using some other technique which also achieves an optimal number of required row additions.

Efficient Multiplication of Dense Matrices over GF(2)

0 0 0 0
0 0 0 1
1 1 1 1
1 0 0 1
2-bit Gray Code

0 1 1 0
0 1 1 1
0 1 0 1

3-bit Gray Code

0 0 0 0
0 0 0 1
0 0 1 1
0 0 1 0
1 1 1 1
1 1 1 0
1 1 0 1
1 0 1 1
1 0 1 0
1 0 0 1
3-bit Gray Code

0 1 1 0
0 1 1 1
0 1 0 1

4-bit Gray Code

Fig. 1. Gray Codes

3.2 A Cache Friendly Version

Note that the M4RM algorithm creates a table for each stripe of \( B \) and then iterates over all rows of \( C \) and \( A \) in the inner loop. If the matrices \( C \) and \( A \) are bigger than L2 cache then this means that for each single row addition a new row needs to be loaded from RAM. This row will evict an older row from L2. However, as this row is used only once per iteration of all rows of \( A \) and \( C \) we cannot take advantage of the fact that it is now in L2 cache. Thus if the matrices \( A \) and \( C \) do not fit into L2 cache then the algorithm does not utilize this faster memory. Note that since \( T \) instead of \( B \) is used in the inner loop, we can ignore the size of \( B \) for now.

Thus, it is advantageous to re-arrange the algorithm in such a way that it iterates over the upper part of \( A \) completely with all tables for \( B \) before going on to the next part. This gives rise to Algorithm 2, a cache friendly version of the M4RM algorithm. For simplicity we assume that \( m, \ell, n \) are all multiples of some fixed block size in the presentation of Algorithm 2. This cache-friendly rearrangement is at the expense of the repeated regeneration of the table \( T \). In fact, the complexity of this cache-friendly version is strictly worse than the original algorithm. Namely it is \( O(n^3) \) if we set \( k = \log n \) and treat \( \text{BlockSize} \) as a constant. However, our experiments indicate that this effect is outweighed by the better data locality for the dimensions we consider (cf. Section 5 below). Table IV shows that this strategy provides considerable performance improvements.

3.3 Increasing the Number of Precomputation Tables

Recall that the actual arithmetic is quite cheap compared to memory reads and writes and that the cost of memory accesses greatly depends on where in memory data is located: the L1 cache is approximately 50 times faster than main memory. It is thus advantageous to try to fill all of L1 with tables of linear combinations. For example consider \( n = 10000, k = 10 \) and one such table. In this situation we work on 10 bits at a time. If we use \( k = 9 \) and two tables, we still use the same memory.
Algorithm 2 Cache Friendly M4RM

function MethodOfFourRussiansCacheFriendlyMultiplication(A, B, k)

\[ m \leftarrow \text{NumberOfRows}(A) \]

\[ \ell \leftarrow \text{NumberOfColumns}(A) \]

\[ n \leftarrow \text{NumberOfColumns}(B) \]

\[ C \leftarrow \text{GenerateZeroMatrix}(m, n) \]

for 0 \leq \text{start} < m/\text{BlockSize} do begin

for 0 \leq i < \ell/k do begin

\[ T \leftarrow \text{MakeTable}(B, i \times k, 0, k) \]

for 0 \leq s < \text{BlockSize} do begin

\[ j \leftarrow \text{start} \times \text{BlockSize} + s \]

\[ x \leftarrow \text{ReadBits}(A, j, k \times i, k) \]

\[ \text{AddRowFromTable}(C, j, T, \text{id}) \]

end

end

end

return C

end

for the tables but can deal with 18 bits at once. The price we pay is one additional row addition, which is cheap if the operands are all in cache. To implement this enhancement the algorithm remains almost unchanged, except that \( t \) tables are generated for \( tk \) consecutive rows of \( B \), \( tk \) values \( x \) are read for consecutive entries in \( A \) and \( t \) rows from \( t \) different tables are added to the target row of \( C \). This gives rise to Algorithm 3 where we assume that \( tk \) divides \( \ell \) and fix \( t = 2 \).

Table IV shows that increasing the number of tables is advantageous. Our implementation uses eight tables, which appears to be a good default value according to our experiments.

<table>
<thead>
<tr>
<th>Matrix Dimensions</th>
<th>Algorithm 1</th>
<th>Algorithm 2</th>
<th>Algorithm 3, ( t = 2 )</th>
<th>Algorithm 3, ( t = 8 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>10,000 \times 10,000</td>
<td>4.141</td>
<td>2.866</td>
<td>1.982</td>
<td>1.599</td>
</tr>
<tr>
<td>16,384 \times 16,384</td>
<td>16.434</td>
<td>12.214</td>
<td>7.258</td>
<td>6.034</td>
</tr>
<tr>
<td>20,000 \times 20,000</td>
<td>29.520</td>
<td>20.497</td>
<td>14.655</td>
<td>11.655</td>
</tr>
<tr>
<td>32,000 \times 32,000</td>
<td>86.153</td>
<td>82.446</td>
<td>49.768</td>
<td>44.999</td>
</tr>
</tbody>
</table>

Table IV. Strassen-Winograd with different base cases on 64-bit Linux, 2.33Ghz Core 2 Duo

4. STRASSEN-WINOGRAD MULTIPLICATION

In 1969 Volker Strassen [Strassen 1969] published an algorithm which multiplies two block matrices

\[
A = \begin{pmatrix}
A_{00} & A_{01} \\
A_{10} & A_{11}
\end{pmatrix} \quad B = \begin{pmatrix}
B_{00} & B_{01} \\
B_{10} & B_{11}
\end{pmatrix}
\]

Algorithm 3 M4RM with Two Gray Code Tables

function AddTwoRowsFromTable(C, r0, T, r1, TT, r2) do begin
    for 0 ≤ i < NumberofColumns(C) do begin
        C_{r,i} ← C_{r,i} + T_{r_1,i} + TT_{r_2,i}
    end
end

function MethodOfFourRussiansTwoTables(A, B, k) do begin
    m ← NumberOfRows(A)
    ℓ ← NumberOfColumns(A)
    n ← NumberOfColumns(B)
    C ← GenerateZeroMatrix(m, n)
    for 0 ≤ i < ℓ/(2 × k) do begin
        T ← MakeTable(B, 2 × i × k, 0, k)
        TT ← MakeTable(B, 2 × i × k + k, 0, k)
        for 0 ≤ j < m do begin
            r_1 ← ReadBits(A, j, 2 × k × i, k)
            r_2 ← ReadBits(A, j, 2 × k × i + k, k)
            AddTwoRowsFromTable(C, j, T, r_1, TT, r_2)
        end
    end
    return C
end

with only seven submatrix multiplications and 18 submatrix additions rather than eight multiplications and eight additions. As matrix multiplication (O(n^ω), ω ≥ 2) is much more expensive than matrix addition (O(n^2)) this is an improvement. Later the algorithm was improved by Winograd [Winograd 1971] to use 15 submatrix additions only, the result is commonly referred to as Strassen-Winograd multiplication. While both algorithms are to a degree less numerically stable than classical cubic multiplication over floating point numbers [Higham 2002, Ch. 26.3.2] this problem does not affect matrices over finite fields and thus the improved complexity of O(n^\log_2 7) [Strassen 1969; Bard 2007] is applicable here.

Let m, ℓ and n be powers of two. Let A and B be two matrices of dimension m × ℓ and ℓ × n and let C = A × B. Consider the block decomposition

\[
\begin{pmatrix}
C_{00} & C_{01} \\
C_{10} & C_{11}
\end{pmatrix}
= \begin{pmatrix}
A_{00} & A_{01} \\
A_{10} & A_{11}
\end{pmatrix}
\begin{pmatrix}
B_{00} & B_{01} \\
B_{10} & B_{11}
\end{pmatrix}
\]

where A_{00} and B_{00} have dimensions m/2 × ℓ/2 and ℓ/2 × n/2 respectively. The Strassen-Winograd algorithm, which computes the m × n matrix C = A × B, is given in Algorithm 4.

At each recursion step the matrix dimensions must be divisible by two which explains the requirement of them being powers of two. However, in practice the recursion stops at a given cutoff dimension (\(c_s\)) — sometimes called “cross-over” dimension — and switches over to another multiplication algorithm. In our case, this
Algorithm 4 Strassen-Winograd

function StrassenWinograd(A,B) do begin

  \[
  \begin{pmatrix}
  A_{NW} & A_{NE} \\
  A_{SW} & A_{SE}
  \end{pmatrix}
  \leftarrow A;
  \quad
  \begin{pmatrix}
  B_{NW} & B_{NE} \\
  B_{SW} & B_{SE}
  \end{pmatrix}
  \leftarrow B
  \]

  // 8 additions
  \[
  S_0 \leftarrow A_{SW} + A_{SE};
  T_0 \leftarrow B_{NE} - B_{NW}
  \]
  \[
  S_1 \leftarrow S_0 - A_{NW};
  T_1 \leftarrow B_{SE} - T_0
  \]
  \[
  S_2 \leftarrow A_{NW} - A_{SW};
  T_2 \leftarrow B_{SE} - B_{NE}
  \]
  \[
  S_3 \leftarrow A_{NE} - S_1;
  T_3 \leftarrow T_1 - B_{SW}
  \]

  // 7 recursive multiplications
  \[
  P_0 \leftarrow \text{Multiply}(A_{NW}, B_{NW})
  \]
  \[
  P_1 \leftarrow \text{Multiply}(A_{NE}, B_{SW})
  \]
  \[
  P_2 \leftarrow \text{Multiply}(S_3, B_{SE})
  \]
  \[
  P_3 \leftarrow \text{Multiply}(A_{SE}, T_3)
  \]
  \[
  P_4 \leftarrow \text{Multiply}(S_0, T_0)
  \]
  \[
  P_5 \leftarrow \text{Multiply}(S_1, T_1)
  \]
  \[
  P_6 \leftarrow \text{Multiply}(S_2, T_2)
  \]

  // 7 final additions
  \[
  U_0 \leftarrow P_0 + P_1
  \]
  \[
  U_1 \leftarrow P_0 + P_5
  \]
  \[
  U_2 \leftarrow U_1 + P_6
  \]
  \[
  U_3 \leftarrow U_1 + P_4
  \]
  \[
  U_4 \leftarrow U_3 + P_2
  \]
  \[
  U_5 \leftarrow U_2 - P_3
  \]
  \[
  U_6 \leftarrow U_2 + P_4
  \]

  return \[
  \begin{pmatrix}
  U_0 & U_4 \\
  U_5 & U_6
  \end{pmatrix}
  \]
end

is the M4RM algorithm. Thus the requirement can be relaxed to the requirement that for each recursion step the matrix dimensions must be divisible by two.

However, this still is not general enough. Additionally, in case of \( \mathbb{F}_2 \) the optimal case is when \( m, n, \ell \) are 64 times powers of 2 to avoid cutting within words. To deal with odd-dimensional matrices two strategies are known in the literature [Huss-Lederman et al. 1996]: One can either increase the matrix dimensions – this is called “padding” – to the next “good” value and fill the additional entries with zeros, yielding \( A^+ \) and \( B^+ \). Then one can compute \( C^+ = A^+B^+ \) and finally cut out the actual product matrix \( C \) from the bigger matrix \( C^+ \). A variant of this approach is to only virtually append rows and columns, i.e. we pretend they are present. Another approach is to consider the largest submatrices \( A^- \) and \( B^- \) of \( A \) and \( B \) so that the dimensions of \( A^- \) and \( B^- \) match our requirements – this is
called “peeling”. Then once the product $C^- = A^- B^-$ is computed, one resolves the remaining rows and columns of $C$ from the remaining rows and columns of $A$ and $B$ that are not in $A^-$ and $B^-$ (cf. [Huss-Lederman et al. 1996]). For those remaining pieces Strassen-Winograd is not used but an implementation which does not cut the matrices into submatrices. We use the “peeling” strategy in our implementation, but note that it is easy to construct a case where our strategy is clearly not optimal, Table V gives an example where “padding” would only add one row and one column, while “peeling” has to remove many rows and columns. This is an area for future improvement.

<table>
<thead>
<tr>
<th>Matrix Dimensions</th>
<th>Time in s</th>
</tr>
</thead>
<tbody>
<tr>
<td>$2^{14} - 1 \times 2^{14} - 1$</td>
<td>7.86</td>
</tr>
<tr>
<td>$2^{14} \times 2^{14}$</td>
<td>6.09</td>
</tr>
<tr>
<td>$2^{14} + 1 \times 2^{14} + 1$</td>
<td>6.11</td>
</tr>
</tbody>
</table>

Table V. “Peeling” strategy on 64-bit Linux, 2.33Ghz, Core 2 Duo

To represent the submatrices in Algorithm 4 we use matrix windows as described earlier, in Section 2.1. While this has the benefit of negligible required additional storage compared to out-of-place submatrices, this affects data locality negatively. To restore data locality, we copy out the target matrix $C$ when switching from Strassen-Winograd to M4RM. On the other hand our experiments show that copying out $A$ and $B$ at this crossover point does not improve performance. Data locality for $B$ is achieved through the Gray code tables and it appears that the read of $x$ from $A$ (cf. Algorithm 1) does not significantly contribute to the runtime.

However, even with matrix windows Strassen-Winograd requires more memory than classical cubic multiplication. Additional storage is required to store intermediate results. The most memory-efficient scheduler (cf. [Dumas and Pernet 2007]) uses two additional temporary submatrices and is utilized in our implementation. We also tried the “proximity schedule” used in FFLAS [Pernet 2001] but did not see any improved performance.

5. TUNING PARAMETERS

Our final implementation calls Strassen-Winograd, which switches over to M4RM if the input matrix dimensions are less than a certain parameter $c_s$. If $B$ then has fewer columns than $w_s$ (word size in bits) the classical cubic algorithm is called, which seems to be the most efficient choice for these dimensions. This last case is quite common in the fix-up step of “peeling”. This strategy gives three parameters for tuning. The first is $c_s$, the crossover point where we switch from Strassen-Winograd to M4RM. Second, $b_s$ is the size for block decomposition inside M4RM for cache friendliness. Third, $k$ dictates the size of the tables containing $2^k - 1$ linear combination of $k$ rows. We always fix the number of Gray code tables to $t = 8$ which appears to be a good default value according to our experiments.

By default $c_s$ is chosen such that two matrices fit into L2 cache, because this provides the best performance in our experiments. For the Opteron (1MB of L2 cache) this results in $c_s = 2048$ and for the Core 2 Duo (4MB of L2 cache) this results in $c_s = 4096$. We only fit two matrices, rather than all three matrices in
L2 cache as \( b_s \) reduces the size of the matrices we are working with to actually fit three matrices in L2 cache. The default value is fixed at \( b_s = c_s/2 \). The value \( k \) is set to \( \lfloor 0.75 \times \log_2 b_s \rfloor - 2 \). We subtract 2 as a means to compensate for the use of 8 Gray code tables. However, if additionally reducing \( k \) by 1 would result in fitting all Gray code tables in L1 cache, we do that. Thus, \( k \) is either \( \lfloor 0.75 \times \log_2 b_s \rfloor - 2 \) or \( \lfloor 0.75 \times \log_2 b_s \rfloor - 3 \) depending on the input dimensions and the size of the L1 cache. These values have been determined empirically and seem to provide the best compromise across platforms.

On the Opteron these values — \( c_s = 2048 \), \( b_s = 1024 \), \( k = 5 \), \( t = 8 \) tables — mean that the two input matrices fit into the 1MB of L2 cache, while the eight tables fit exactly into L1: \( 8 \times 2^5 \times 2048/8 = 64 \text{Kb} \). The influence of the parameter \( b_s \) in the final implementation is shown in Table VI for fixed \( k = 5 \) and \( c_s = 2048 \).

On the Core 2 Duo these values are \( c_s = 4096 \), \( b_s = 2048 \), \( k = 6 \), \( t = 8 \) and ensure that all data fits into L2 cache. Since the Core 2 Duo has only 32kb of L1 cache we do not try to fit all tables into it. So far in our experiments, performance did not increase when we tried to optimize for L1 cache.

<table>
<thead>
<tr>
<th>Matrix Dimensions</th>
<th>( b_s = 2048 )</th>
<th>( b_s = 1024 )</th>
<th>( b_s = 768 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>10,000 \times 10,000</td>
<td>2.96</td>
<td>2.49</td>
<td>2.57</td>
</tr>
<tr>
<td>16,384 \times 16,384</td>
<td>13.23</td>
<td>10.49</td>
<td>10.37</td>
</tr>
<tr>
<td>20,000 \times 20,000</td>
<td>21.19</td>
<td>17.73</td>
<td>18.11</td>
</tr>
<tr>
<td>32,000 \times 32,000</td>
<td>67.64</td>
<td>67.84</td>
<td>69.14</td>
</tr>
</tbody>
</table>

Table VI. Strassen-Winograd multiplication, 64-bit Linux, 2.6Ghz Opteron

6. RESULTS

To evaluate the performance of our implementation we provide benchmark comparisons against the best known implementations we are aware of. First, MAGMA [Bosma et al. 1997] is widely known for its high performance implementations of many algorithms. Second, GAP [The GAP Group 2007] (or equivalently the C-MeatAxe [Ringe 2007]) is to our knowledge the best available open-source implementation of dense matrix multiplication over \( \mathbb{F}_2 \). Note, that the high-performance FFLAS [Pernet 2001] library does not feature a dedicated implementation for \( \mathbb{F}_2 \).

We note that all three projects implement different variants of matrix multiplication. GAP implements Algorithm 1 with a fixed \( k = 8 \) but no asymptotically fast matrix multiplication algorithm. MAGMA implements Strassen-Winograd matrix multiplication with “padding” and a version of Algorithm 1 as base case [Steel 2009]. The crossover from Strassen to Algorithm 1 in MAGMA is hardcoded at \( c_s = 2048 \) for the Core 2 Duo and \( c_s = 1800 \) for the Opteron. To achieve cache efficiency MAGMA divides the input matrices into submatrices of dimensions 256 \( \times \) 512 and 512 \( \times \) 2048 on the Opteron before applying Algorithm 1 and into submatrices of dimensions 2048 \( \times \) 512 and 512 \( \times \) 2048 on the Core 2 Duo. We note that while dense matrix multiplication over \( \mathbb{F}_2 \) in MAGMA was optimized for the Core 2 Duo and the Opteron, it was not optimized for any other architecture.

In the Tables VII and VIII we give the average of ten observed runtimes and RAM usage for multiplying two random square matrices. The timings for M4RI
were obtained using Sage [Stein et al. 2008]. M4RI was compiled with GCC 4.3.1 on both machines and we used the options `-O2` on the Opteron machine and `-O2 -msse2` on the Core 2 Duo machine.

<table>
<thead>
<tr>
<th>Matrix Dimensions</th>
<th>Magma 2.14-17</th>
<th>GAP 4.4.10</th>
<th>M4RI-20080821</th>
</tr>
</thead>
<tbody>
<tr>
<td>10,000 × 10,000</td>
<td>1.892 s</td>
<td>6.130 s</td>
<td>1.504 s</td>
</tr>
<tr>
<td>16,384 × 16,384</td>
<td>7.720 s</td>
<td>25.048 s</td>
<td>6.074 s</td>
</tr>
<tr>
<td>20,000 × 20,000</td>
<td>13.209 s</td>
<td>331 MB</td>
<td>10.721 s</td>
</tr>
<tr>
<td>32,000 × 32,000</td>
<td>53.668 s</td>
<td>850 MB</td>
<td>43.197 s</td>
</tr>
</tbody>
</table>

Table VII. 64-bit Debian/GNU Linux, 2.33GHz Core 2 Duo

<table>
<thead>
<tr>
<th>Matrix Dimensions</th>
<th>Magma 2.14-13</th>
<th>GAP 4.4.10</th>
<th>M4RI-20090409</th>
</tr>
</thead>
<tbody>
<tr>
<td>10,000 × 10,000</td>
<td>2.603 s</td>
<td>10.472 s</td>
<td>2.565 s</td>
</tr>
<tr>
<td>16,384 × 16,384</td>
<td>9.924 s</td>
<td>43.658 s</td>
<td>10.192 s</td>
</tr>
<tr>
<td>20,000 × 20,000</td>
<td>18.052 s</td>
<td>17.744 s</td>
<td>65.954 s</td>
</tr>
<tr>
<td>32,000 × 32,000</td>
<td>66.471 s</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

Table VIII. 64-bit Debian/GNU Linux, 2.6GHz Opteron

<table>
<thead>
<tr>
<th>Matrix Dimensions</th>
<th>Magma 2.14-16</th>
<th>M4RI-20080909</th>
</tr>
</thead>
<tbody>
<tr>
<td>10,000 × 10,000</td>
<td>7.941 s</td>
<td>4.200 s</td>
</tr>
<tr>
<td>16,384 × 16,384</td>
<td>31.046 s</td>
<td>16.430 s</td>
</tr>
<tr>
<td>20,000 × 20,000</td>
<td>55.654 s</td>
<td>28.830 s</td>
</tr>
<tr>
<td>32,000 × 32,000</td>
<td>209.483 s</td>
<td>109.414 s</td>
</tr>
</tbody>
</table>

Table IX. 64-bit RHEL 5, 1.6GHz Itanium

We note that the advantage of our approach over other implementations varies greatly with the architecture considered. On one hand these timings demonstrate the validity of our approach by showing a $1.2 - 1.3$ speedup over the best known implementation on the Core 2 Duo. On the other hand, our approach seems to offer little if any advantage over the simpler approach followed by Magma on the Opteron. It seems unclear whether significant gains can be achieved on the Opteron without any further theoretical advancements in the field of matrix multiplication or whether in fact the comparable performance indicates optimal performance using current techniques.

We note that whilst the advantage over Magma is considerable on the Itanium this does not allow one to draw conclusions about the underlying strategy, as Magma was not optimized for this platform. Also Magma hardcodes its optimization parameters whereas we rely on compile time parameters which allow greater flexibility across platforms.
Acknowledgement

The authors would like to thank Robert Bradshaw, Tom Boothby, Clément Pernet, Allan Steel and anonymous referees for helpful discussions and comments.

REFERENCES


Bard, G. 2008. Matrix inversion (or LUP-factorization) via the Method of Four Russians, in O(n^3/\log n) time. In Submission.


