Original citation:

Permanent WRAP URL:
http://wrap.warwick.ac.uk/74523

Copyright and reuse:
The Warwick Research Archive Portal (WRAP) makes this work by researchers of the University of Warwick available open access under the following conditions. Copyright © and all moral rights to the version of the paper presented here belong to the individual author(s) and/or other copyright owners. To the extent reasonable and practicable the material made available in WRAP has been checked for eligibility before being made available.

Copies of full items can be used for personal research or study, educational, or not-for profit purposes without prior permission or charge. Provided that the authors, title and full bibliographic details are credited, a hyperlink and/or URL is given for the original metadata page and the content is not changed in any way.

Publisher’s statement:
“© 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting /republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.”

A note on versions:
The version presented here may differ from the published version or, version of record, if you wish to cite this item you are advised to consult the publisher’s version. Please see the ‘permanent WRAP URL’ above for details on accessing the published version and note that access may require a subscription.

For more information, please contact the WRAP Team at: wrap@warwick.ac.uk
Compact Electro-Thermal Reliability Modelling and Experimental Characterisation of Bipolar Latch-up in SiC and CoolMOS Power MOSFETs

R. Bonyadi, Student Member, IEEE, O. Alatise, S. Jahdi, Student Member, IEEE, J. Hu, J. A. Ortiz-Gonzalez, L. Ran, Senior Member, IEEE, P. A. Mawby, Senior Member IEEE.

Abstract—In this paper, a compact dynamic and fully-coupled electro-thermal model for parasitic BJT latch-up is presented and validated by measurements. The model can be used to enhance the reliability of the latest generation of commercially available power devices. BJT latch-up can be triggered by body-diode reverse-recovery, hard commutation with high $dV/dt$ or from avalanche conduction during unclamped-inductive-switching. In the case of body-diode reverse-recovery, the base current that initiates BJT latch-up is calculated from the solution of the ambipolar diffusion equation describing the minority carrier distribution in the anti-parallel PIN body-diode. For hard commutation with high $dV/dt$, the displacement current of the drain-body charging capacitance is critical for BJT latch-up whereas for avalanche conduction, the base current is calculated from impact ionization. The parasitic BJT is implemented in Simulink using the Ebers-Moll model and the temperature is calculated using a thermal network matched to the transient thermal impedance characteristic of the devices. This model has been applied to CoolMOS and SiC MOSFETs. Measurements show that the model correctly predicts BJT latch-up during reverse-recovery as a function of forward-current density and temperature. The model presented, when calibrated correctly by device manufacturers and applications engineers, is capable of benchmarking the robustness of power-MOSFETs.

Index Terms—Body Diode, Compact Electro-thermal Modelling, Inverter, MOSFET, PIN Diodes, Parasitic BJT Latch-up, SiC MOSFET Reliability.

I. INTRODUCTION

BODY-DIODES can sometimes be used as the anti-parallel diodes in power MOSFET circuits. Because of the voltage blocking drift layer between the p-body and the drain, the body diode is effectively a PIN diode. Power MOSFET body diodes can be used in applications such as DC-DC buck converters, bridge topology switching circuits, high performance PV converter cell and can also be employed in synchronous rectified brushless DC motor drive inverter circuits [1-6]. In such applications, diode snappiness and high reverse recovery charge of the body diode can impose a significant amount of electrical stress and power loss on the MOSFETs [7]. The large reverse recovery charge is the result of an excessive amount of carriers stored in the charge storage region (drift layer) of the diode. Conventional lifetime control techniques (gold or platinum doping as well as irradiation) are not applicable in reducing the carrier lifetime as is the case with discrete diodes, hence the body diode of the MOSFET can suffer from significant reverse charge. One of the main concerns regarding the usage of the body diode of power MOSFETs is the robustness of the device under hard commutation; e.g. in synchronous rectification, or in other circuits such as motor drives or primary side switching of switch mode power supplies [8, 9].

The high demand for high frequency and efficient power converters has triggered research into SiC devices including power MOSFETs [10]. SiC MOSFETs are more suitable for high voltage and high speed applications due to their higher breakdown voltage, lower on state resistance and faster switching. SiC has a significantly smaller minority carrier lifetime and as a result of the higher critical field, the thickness of the voltage blocking drift layer is approximately 10 times less than silicon devices. Consequently, they show smaller reverse recovery with a higher breakdown voltage. The effect of using SiC MOSFET in synchronous rectification was studied in [2] which shows that the reverse recovery of SiC body diode was negligible as well as an improvement in the switching speed of the MOSFET. MOSFETs have parasitic NPN BJTs that can latch-up under the right conditions i.e. when the emitter-base voltage is forward biased, the base-collector voltage is reverse biased and there is sufficient body current in the base [11, 12]. For the BJTs to latch, there must be a body current sufficient to cause a voltage drop greater than the emitter base junction voltage of the parasitic BJT. To prevent this from happening, the source is usually grounded to
the body by a high dose body implant and a common metal contact. However, at high temperatures a non-zero body resistance and a non-zero body current can cause BJT latch-up. The high $dV/dt$ of the body diode during reverse recovery coupled with the parasitic drain-to-body capacitance within the MOSFET can cause a body current ($CdV/dt$) sufficient to latch the parasitic BJT. This is particularly pertinent to SiC MOSFETs where $dV/dt$ is high, minority carrier lifetime is low and the body diode is snappy.

CoolMOS devices use the principle of the super-junction to achieve high blocking voltages while delivering low conduction losses. The alternate n and p columns in the drift region means that the body diode is not a conventional PiN diode and will therefore exhibit a different reverse recovery characteristic. In this paper, the reliability of the SiC MOSFET and CoolMOS body diode under reverse recovery is investigated experimentally and by modelling. The body diode of the MOSFET has been modelled using the Fourier series solution to the ambipolar diffusion equation (ADE). This is coupled with electro-thermal model of the parasitic BJT and is used as a compact physics-based electro-thermal model for a SiC MOSFET and Si-based CoolMOS device. The impact of the temperature as well as current density on the diode recovery characteristics and failure mechanism of the MOSFET is investigated by the model and compared with experimental measurements. The proposed model can be used to investigate the conditions of device failure during purposeful or inadvertent reverse recovery of device body diode. The model is useful for estimating the reliability performance and giving deeper physical insight to the nature of bipolar latch-up. Section II describes the development of the Fourier series model for the body diode, section III describes the BJT electro-thermal model, and section IV discusses the results while section V concludes the paper.

II. BODY DIODE MODEL DEVELOPMENT

There have been several publications that have detailed how the minority carrier distribution profile in the drift region can be modelled using the Fourier series solution to the ambipolar diffusion equation (ADE) [9, 13-24]. The reverse recovery characteristics of the PiN body diode in this paper have been modelled using the same techniques developed for discrete PiN diodes. The ADE can also be solved using the finite difference and finite volume techniques however, the Fourier series is the most computationally inexpensive way of solving it without too much loss of accuracy. The model takes conductivity modulation, Shockley-Read-Hall recombination, Auger recombination, carrier-carrier scattering, drift, diffusion and displacement currents, depletion layers behaviour and local lifetime into account. Moreover, the model calculates the drift region voltage drop based on the conductivity modulation in the drift region. The ADE models the concentration of carriers in the drift region which determines the behaviour of the device during the reverse recovery and is reconstructed using Fourier series in one dimension [19, 20]. In case of the CoolMOS model, it has been assumed that there is negligible carrier concentration gradient or electric field gradient across the lateral cross-section of the device in comparison to the vertical cross-section of the device. As a result, electrons flow from the cathode (the drain of the MOSFET) into the drift regions and holes flow from the anode (the p-body of the MOSFET) into the drift regions. Based on this, the 1-D solution of the Fourier series is applicable because of the assumption that the vertical concentration gradients are much higher than the lateral concentration gradients.

The model has been developed for a discrete PiN diode initially and in this paper, has been extended to body-diodes for SiC MOSFETs and CoolMOS devices.

Conductivity modulation in the drift region is the mechanism through which low conduction losses are enabled in PiN diodes and depends on minority carrier injection into the drift region. If the number of injected holes to the drift region becomes much greater than the background doping of the drift region, charge neutrality requires that the concentration of electrons and holes be equal to each other in that region: $p(x) = n(x)$. Using the continuity equations for the intrinsic region we have:

$$\frac{\partial n}{\partial t} = - \frac{n}{\tau_{\text{HL}}} + D_n \frac{\partial^2 n}{\partial x^2} + \mu_n \frac{\partial}{\partial x} (nE)$$

(1)

$$\frac{\partial p}{\partial t} = - \frac{p}{\tau_{\text{HL}}} + D_p \frac{\partial^2 p}{\partial x^2} + \mu_p \frac{\partial}{\partial x} (pE)$$

(2)

where, $\tau_{\text{HL}}$ is the high level lifetime in the drift region (in order of 1µs for silicon devices and 0.1 ns for SiC) and $D_n$ (for Silicon 36.1798 cm²/s and 34.3708 cm²/s for SiC at room temperature) and $D_p$ (11.6292 cm²/s for Silicon and 2.3258 cm²/s for SiC at room temperature) are the diffusion coefficients for electron and holes respectively. Diffusion coefficients in SiC is smaller in comparison with silicon. Using charge neutrality equation and the continuity equations, ADE is:

$$\frac{\partial p(x,t)}{\partial t} = - \frac{p(x,t)}{\tau_{\text{HL}}} + \left( \frac{2 \mu_n \mu_p V_T}{\mu_n + \mu_p} \right) \frac{\partial^2 p(x,t)}{\partial x^2}$$

(3)

Diffusivity in ADE is calculated using Einstein relationship $D = \frac{kT}{q} \mu_n$ where $k$ is Boltzmann constant 1.38×10⁻²³ JK⁻¹ and $q$ is electron charge 1.602×10⁻¹⁹ C as below:

$$D = \frac{2 \mu_n \mu_p V_T}{\mu_n + \mu_p} = \frac{2 D_n D_p}{D_n + D_p}$$

(4)

The Ambipolar Diffusion Length is the length that shows how far electrons and holes can diffuse into the drift region before they recombine and it is $L_a = \sqrt{D \tau_{\text{HL}}}$. This determines the shape of the catenary in the drift region. The ADE models the concentration of carriers in the drift region determines the behaviour of the device during the reverse recovery. Each term of the ADE in equation (3) is multiplied in $\int \frac{\pi k(x-x_i)}{x_2-x_1} dx$ and then integrated with respect to $x_1$ and $x_2$
which are the edges of the depletion region in the drift region from P side and N side respectively.

\[ \text{Term}1 = \int_{x_1}^{x_2} \frac{\partial p(x,t)}{\partial t} \cos \left( \frac{\pi k(x-x_1)}{x_2-x_1} \right) dx \]

\[ \text{Term}2 = \sum_{n \neq k} \frac{n^2 \pi p_n}{\pi^2} \frac{dx_n}{dt} (-1)^{n+1} \left( x_2 - x_1 \right) + \frac{x_2 - x_1}{2} \frac{dp_n}{dt} + \frac{1}{4} \left( \frac{dx_1}{dt} - \frac{dx_3}{dt} \right) \]

\[ \text{Term}3 = D \int_{x_1}^{x_2} \frac{\partial^2 p(x,t)}{\partial x^2} \cos \left( \frac{\pi k(x-x_1)}{x_2-x_1} \right) dx 
\]

\[ = D \left[ \frac{\partial p(x,t)}{\partial x} \frac{(x_2 - x_1)}{2} - \frac{\partial p(x,t)}{\partial x} \right] - D \frac{\pi k}{x_2 - x_1} \frac{(x_2 - x_1)}{2} p_k (t) \]

where \( p_k (t) \) are the Fourier series coefficients. Putting these three terms in ADE, equation (3), gives the reconstruction of the ADE using Fourier series [19, 20]:

\[ p(x,t) = \sum_{n=0}^{\infty} p_n (t) \cos \left( \frac{\pi k(x-x_1)}{x_2-x_1} \right) \]

\[ k > 0 : \]

\[ \frac{dp_k}{dt} = \frac{2D}{x_2 - x_1} \left[ \frac{\partial p}{\partial x} \frac{(x_2 - x_1)}{2} - \frac{\partial p}{\partial x} \right] - \frac{1}{\tau_{\text{rM}}} \left( \frac{D\pi^2 k^2}{x_2 - x_1} \right) + \frac{1}{\tau_{\text{rM}}} \left( \frac{D\pi^2 k^2}{x_2 - x_1} \right) \]

\[ - \frac{2}{(x_2 - x_1)} \sum_{n \neq k} \frac{n^2 \pi p_n}{\pi^2} \frac{dx_n}{dt} (-1)^{n+1} \left( x_2 - x_1 \right) + \frac{x_2 - x_1}{2} \frac{dp_k}{dt} + \frac{1}{4} \left( \frac{dx_1}{dt} - \frac{dx_3}{dt} \right) \]

\[ k = 0 : \]

\[ \frac{dp_0}{dt} = D \left[ \frac{\partial p_0}{\partial x} \frac{(x_2 - x_1)}{2} - \frac{\partial p_0}{\partial x} \right] - \frac{1}{\tau_{\text{rM}}} \sum_{n=1}^{\infty} \frac{dx_n}{dt} (-1)^{n+1} \left( x_2 - x_1 \right) + \frac{1}{4} \left( \frac{dx_1}{dt} - \frac{dx_3}{dt} \right) \]

The boundary conditions of the equation above \( x_1 \) and \( x_2 \) and the rate of changing of carrier concentration and the rate of formation of these depletion regions are discussed exclusively in [19, 20, 24].

To validate the model using experimental measurements, a clamped inductive switching test rig is used as shown in Fig. 1. As can be seen in Fig. 1, the low side transistor is used to commutate the current away from the high side free-wheeling diode, which is otherwise the body diode of the MOSFET. The body diode of the MOSFETs under test is stressed by physically connecting the gate of the MOSFET to the source, thereby ensuring that the MOSFET never turns on and current flows through the body diode in the reverse direction. By using the double pulse method, the low side transistor is switched on charging the inductor to a pre-defined current after which it is switched off thereby commutating the current to the body diode. When the low side transistor is switched on again, the high side body diode goes into reverse recovery which can trigger device destruction depending on the commutation rate, temperature, forward current density etc. To validate the model, the results from the Fourier Series ADE (FS-ADE) solution are compared with experimental measurements on a
discrete PiN diode as well as a finite element device modelled using a simulator (Silvaco). A 1.2kV/45A IXYS PiN diode (DS145-12a) coupled with a low side transistor of suitable rating was tested. All the terminal voltages and currents were captured on a Tektronix oscilloscope. The semiconductor devices were placed in a thermal chamber where the ambient temperature was varied in order to analyse the temperature dependencies of the switching transients. Fig. 2 shows the experiment setup including the test rig, chopper cell, the environmental chamber and the oscilloscope used to carry out the measurements on the power devices.

Fig. 3(a) shows a comparison of the diode turn-off current for the experimental measurement, the FS-ADE model and a finite element simulation from Silvaco while Fig. 3(b) shows a comparison of the voltage across the device during turn-off. Datasheet parameters were used together with known physical constants to obtain matching and the dI/dt of the current was varied by the gate resistance used to switch the low side transistor. As can be seen from Fig. 3(a) and Fig. 3(b), the FS-ADE model is capable of replicating the current and voltage waveforms of both the experimental measurements as well as finite element models.

Fig. 4(a) shows the different reverse recovery waveforms of the discrete silicon PiN diode corresponding to different commutation rates modulated by the gate resistance of the low side transistor. The reverse recovery characteristic of the body diode of a SiC MOSFET from Cree (C2M0160120D) is also modelled using the FS-ADE solution and validated by experimental measurements. Fig. 4(b) shows the results of the FS-ADE model together with the measurements of the reverse recovery characteristics of the SiC body diode. As can be seen in Fig. 4(a) and Fig. 4(b), there is good matching between the FS-ADE model and the experimental measurements. The material parameters were changed to match with the known material parameters of SiC and the size of the device was changed accordingly using the existing data available on the device datasheet. Fig. 5(a) shows the measured reverse recovery characteristics of the CoolMOS body diode at different temperatures whereas Fig. 5(b) shows that of the SiC MOSFET body diode at different temperatures. As can be seen from the experimental measurements in Fig. 5(b), there is very little reverse recovery charge in the SiC body diode compared with the CoolMOS body-diode shown in Fig. 5(a) and the reverse characteristics of the SiC MOSFET body diode are temperature invariant. This is due to the very low minority carrier lifetime in SiC which means that the stored charge in the drift region very quickly recombines during the turn-off of the body diode. Furthermore, the epitaxial voltage blocking drift layers in SiC are significantly thinner compared to that of silicon or CoolMOS, hence, there is less charge to be extracted during turn-off. The model developed for the silicon CoolMOS body diodes also takes the temperature dependency of the reverse recovery characteristics into account. As can be seen in Fig 5(a), the CoolMOS device exhibits significant reverse recovery charge that increases with temperature due to increased carrier lifetime. For CoolMOS devices, modifications have been made to the Fourier solution of the ADE to account for the fact that it is not the conventional body diode, but rather alternate PN-N and PP-N diodes due to the super-junction architecture. Fig. 6(a) shows the structure of the
conventional power MOSFET while Fig. 6(b) shows the structure of a CoolMOS device with the PN'N and PP'N diodes along with the parasitic BJT, body resistance and depletion capacitance. According to this structure, the device consists of a PN'N and PP'N diodes in parallel, due to the super-junction architecture, i.e. the minority carriers in the PN'N diodes are holes while the minority carriers in the PP'N diodes are electrons. Consequently, the minority carrier lifetime and mobility of these carriers are different in the drift regions of the two different diodes. The electrons in the PP'N diodes have a higher lifetime and larger diffusivity in comparison to holes in the PN'N diodes. The model takes account of the larger charge stored in the body diode of a CoolMOS by utilising these two parallel diodes. Basically, in order to model the PP'N diode structure in the body diode of a CoolMOS, the N type drift layer of a conventional PiN diode is replaced with a P-type material with a different background doping and the minority carriers are changed to electrons. This means that the diffusion coefficient (related to the mobility of carriers according to Einstein relationship for diffusion) and the carrier lifetime are changed (i.e. $\mu_n = 1330 \text{ cm}^2/\text{Vs}$ and $\mu_p = 450 \text{ cm}^2/\text{Vs}$, $\tau_n$ (P-type)=10$\mu$s and $\tau_p$ (N-type)=1$\mu$s) [18, 19, 24, 27, 28]. Equation (8) is solved for PN-N and PP-N diodes keeping in mind that holes are the minority carriers in the former and electrons are the minority carriers in the latter. These modifications can account for a significantly higher reverse recovery charge in CoolMOS which is necessary for modelling the body diode failure during the reverse recovery. The model is built in Matlab Simulink and is solved using variable time steps. At the end of each time step, the carrier...
concentration in the drift region of the PiN diode, $p(x,t)$, is calculated using Fourier series reconstruction of the ADE in (8). Moreover, the boundary conditions of this equation are calculated at the end of each step and are fed back to the equation to be used in the next time step. The boundary conditions are the position of the depletion region at PN and NN junctions ($x_1$ and $x_2$ respectively) and the rate of change of the depletion width at these junctions ($dp/dt$ and $dp/dt$). Using the data at each time step, the carrier concentration profile of the minority carriers in the drift region can be reconstructed and is shown in Fig. 6.

Fig. 7(a) shows the simulated minority carrier concentration profiles of the CoolMOS device PPN and PN'N body diodes in the drift region whereas Fig. 7(b) shows the minority carrier concentration profile of the SiC PN'N body diode. The minority carrier profile in the plasma region of the devices is extracted right at the point before the devices are switched off from high level injection mode during body diode conduction. As can be seen, the carrier concentration profile for PP-N diode is higher than PN'N diode and hence the reverse recovery waveform of CoolMOS is higher than a normal silicon or SiC based PiN diode. This is confirmed by the experimental measurements on reverse recovery in the body diodes shown in Fig. 5(a) and Fig. 5(b). The higher minority carrier concentration in the PP-N relative to the PN'N diode is due to increased electron lifetime and higher electron diffusivity. Fig. 7(b) shows that the minority carrier concentration in the SiC PiN body diode is an order of magnitude lower than that in the CoolMOS.

III. BJT ELECTRO-THERMAL MODEL

The Fourier series solution to the ADE in PiN body diode has been used to explore the physics of MOSFET failure during the reverse recovery of the body diode. Fig. 6(a) shows a typical vertical MOSFET illustrating the anti-parallel body diode and body resistance. Referring to Fig. 6(a), the p-well resistance is shown as $R_{pb}$ and the drain-base capacitance is shown as $C_b$. The base current that triggers the BJT can come from the displacement current of the drain-to-body depletion capacitance during the body diode turn-off with high $dV/dt$. It can also be triggered by high $dV/dt$ across the body diode during reverse recovery. As the reverse current reaches its peak, the depletion widths start to form across the junctions of the PiN diode and the remaining minority carriers in the drift region have to be recomposed since carrier extraction is no longer possible. If the positive sloping recovery current (the recombination current between the peak reverse current and zero) is excessively high in the presence of parasitic inductance, large voltage overshoots coinciding with high peak reverse currents can cause very high instantaneous power dissipation across the device. This high instantaneous power causes high temperature excursions that can trigger the parasitic BJT and destroy the device.

Fig. 8(a) shows the measured characteristics of a CoolMOS body diode in reverse recovery showing high reverse recovery current and simultaneously high peak voltage overshoot. Excessively snappy body diodes are known to be a reliability hazard under hard commutation [29]; hence, soft recovery diodes have been developed to mitigate this effect. The electro-thermal modelling of the BJT therefore requires an accurate physics based modelling of the diode’s reverse recovery characteristics. To accurately model the electro-thermal BJT, the displacement current of the drain-to-body capacitance as a function of $dV/dt$ during turn-off must first be calculated. Fig. 9(a) to 9(d) shows the results of the FS-ADE simulations for 2 different switching rates ($dI/dt$). As the body diode is switched off, the low carrier lifetime in SiC results in a rapid extraction of the excess charge. The result of this is a fast rising voltage with a high $dV/dt$ across the diode that is proportional to the switching rate. This can be seen in Fig. 9(b) where the overshoot is due to stray inductance (approximately between 100-200 nH). The peak overshoot increases with increasing $dI/dt$. As the diode begins to block, the electric fields at the junctions (PN and NN) cause the depletion width to start extending into the drift region. The result is that the drain-body capacitance decreases and there is a resulting displacement current associated with the charging of the capacitance. Fig. 9(c) shows the simulated drain-base capacitance whereas Fig. 9(d) shows the calculated displacement current. The depletion width ($W_{di}$) and the drain-base capacitance ($C_b$) can be calculated using (9) and (10) below:

$$W_{di} = \frac{E_d}{q} \left( \frac{N_A + N_D}{N_D} \right)$$  \hspace{1cm} (9)

$$C_b = \frac{E_d}{W_{di}}$$  \hspace{1cm} (10)

In (9) and (10), NA (SiC: $2 \times 10^{17}$ cm$^{-3}$ and Si: $2 \times 10^{19}$ cm$^{-3}$) and ND (SiC: $1.5 \times 10^{15}$ cm$^{-3}$ and Si: $1 \times 10^{13}$ cm$^{-3}$) are the donor and acceptor doping of the P and N- region respectively; $q$ is unit electron charge; $\varepsilon$ is permittivity of SiC/Si ($8.5845 \times 10^{-13}$
\( F_{cm} \) and \( 1.05 \times 10^{12} \) \( F_{cm} \) respectively); and \( E_0 \) is the electric field at the metallurgical junction. As the depletion region widens, the base capacitance of the BJT decreases as shown in Fig. 9(c). The displacement current at the PN junction can cause the parasitic BJT to latch-up if there is sufficient body resistance to forward bias the parasitic BJT. This causes BJT latch-up of the device by causing a voltage drop across the emitter-base junction of the BJT greater than the in-built voltage \( (\phi_{BE}) \). The displacement current shown in Fig. 9(d) is calculated using (11) below. In this equation, \( A \) represents die area and a ratio between the cell size and the P-emitter of the body diode is considered as the die area of the body diode (SiC MOSFET die area is approximately 10.24 \( mm^2 \) and CoolMOS is approximately 20 \( mm^2 \) and the body diode ratio is assumed to be in the range of 10-20\%). \( N_{eff} \) is the effective doping of the depletion region, \( V_{CE} \) and \( V_{DS} \) are BJT’s collector-emitter and MOSFET’s drain-source voltages respectively.

\[
I_{\text{disp}} = \frac{\rho A}{W} \frac{dV}{dt} = \frac{\rho A}{2} \frac{dV_{DS}}{dV_{CE}} \frac{dV_{DS}}{dt}
\]  

(11)

It can be seen from Fig. 9(d) that the peak displacement current increases with the switching rate. This means that faster switching devices are more likely to undergo parasitic BJT latch-up. That displacement current flows through the body resistance \( (R_{pb}) \) of the MOSFET which is the resistance between the p-body and the n-source. This p-body resistance \( (R_{pb}) \) can be calculated using (12) where \( L \) is the length of the base (0.9\times10^{-4} \( cm \)), \( N_b \) is the base doping \( (2\times10^{17} \text{ cm}^{-3}) \) and \( A_b \) is the area of the base:

\[
R_{pb} = \frac{L}{qN_{pb}A_b}
\]  

(12)

The mobility of holes \( (\mu_p) \) in the base of the BJT is temperature dependent. Consequently, increasing the temperature reduces the hole mobility, hence increasing the base resistance. This increases the base-emitter voltage of the BJT. The temperature dependence of \( \mu_p \) [30] is shown in (13). The critical MOSFET parameter that contributes to avalanche breakdown is the body resistance, which must be minimized for a rugged MOSFET. In the equation below, index of \( i \), indicates holes or electrons. \( T \) is temperature of the device, \( N_{pgs} \), \( \gamma_p \), \( \alpha_p \), and \( \beta_p \) depends on type of the material and \( N \) is the dopant concentration.

\[
\mu_i = \mu_{i,\text{max}} \left( \frac{T}{300} \right)^{\beta_i}
\]  

(13)

\[
B_{\beta_i(30)} = \left( \frac{\mu_{i,\text{max}}}{\mu_{i,\text{max}} - \mu_{i,\text{min}}} \right) \left[ 1 + \left( \frac{N}{N_{pgs}} \right)^{\gamma_p} \right]^{-\gamma_p}
\]  

\( T=300K \)

\( \beta_p (4H-SiC) = 0.5 \)

\( \alpha_p (4H-SiC) = 2.6 \)

\( \gamma_p (4H-SiC) = 0.5 \)

\( \mu_{p,\text{max}} (4H-SiC) = 117 cm^2 V^{-1}s^{-1} \)

\( \mu_{p,\text{max}} (4H-SiC) = 30 cm^2 V^{-1}s^{-1} \)

\( N_{pgs} (4H-SiC) = 10^{19} \text{ cm}^{-3} \)

\( N = N_g = 2 \times 10^{17} \text{ cm}^{-3} \)

By multiplying the body-resistance in the displacement current induced by the P+N junction of the PiN body diode, the base-emitter voltage \( (V_{BE}) \) of the BJT is calculated.

\[
V_{\text{BE}} = I_{\text{disp}} \times R_{pb}
\]  

(14)

The built-in voltage \( \phi_{BE} \) of the parasitic BJT can be calculated using (15) below:

\[
\phi_{BE} = \frac{KT}{q} \ln \left( \frac{N_{B} N_{E}}{n_i^2} \right)
\]  

(15)

where \( K \) is Boltzmann constant, \( N_B \) and \( N_E \) \( (1.2 \times 10^{19} \text{ cm}^{-3}) \) are the base and emitter doping respectively and \( n_i \) is the intrinsic carrier concentration which is also temperature dependent and increases with temperature \( (T) \). Equation (16) shows this temperature dependency [17].

\[
\frac{n_i (4H-SiC)}{\mu_{i,\text{max}}} = 1.7 \times 10^{16} T^{3 / 2} e^{-\left( 2.08 \times 10^6 \right) / T}
\]  

(16)

If the voltage drop across the base-emitter of the BJT becomes greater than the built-in voltage of the parasitic BJT, then the BJT switches on and a current starts flowing from the collector to the emitter of the BJT. In the proposed electro-thermal model, the Ebers-Moll model is used to calculate the collector current. In the equation below \( V_T \) is thermal voltage. The applicability of Ebers-Moll model for large signal modelling is shown in [31-34].

\[
I_C = \alpha_x I_{ES} \left( e^{\frac{V_{BE} - \phi_{BE}}{V_T}} - 1 \right)
\]  

(17)

\[
I_{ES} = qA \left( \frac{D_x n_i^2}{L_x N_E} + \frac{D_y n_i^2}{W_y N_b} \right)
\]  

(18)

\( D_x \) and \( D_y \) are diffusion coefficients which are related to the electron mobility in the emitter and base of the parasitic BJT using Einstein relation (kinetic theory). \( L_x \) is emitter length, \( N_E \) is emitter doping and \( W_y \) is the base width of the BJT. The electron mobility can be calculated using (19) in which \( N_D \) is donor doping.

\[
D_x = \frac{KT}{q \mu_{e,\text{x}}}
\]

\[
D_y = \frac{KT}{q \mu_{e,\text{y}}}
\]

\[
\mu_{e,\text{x}} (4H-SiC) = 4.05 \times 10^2 \left[ 20 N_{D}^{0.3} + 3.55 \times 10^2 \right] / N_{D}^{0.28}
\]

\[
\mu_{e,\text{y}} (4H-SiC) = 2 \times 10^{17} \text{ cm}^{-3}
\]

As the BJT turns on, the current passing through the device generates heat and the device temperature starts rising which increases the base resistance and the body voltage. Consequently, the positive feedback loop increases the parasitic BJF forward current. This continues to generate more power until the temperature excursion due to the instantaneous power causes the device to break down. The calculated power is inserted into Cauer-network to model the junction.
temperature of the chip. Fig. 10 illustrates the cross section view of a basic hypothetical power device mounted on top of a DBC and the equivalent Cauer-network of this power module. The flow chart of the model developed in Simulink is shown in Fig. 11. As can be seen in this figure, the temperature calculated from the thermal network [35] is fed back in a closed loop to recalculate the temperature dependent parameters in the clamped inductive circuit, base resistance, intrinsic carrier concentration and the BJT base and collector currents. As can be seen in Fig. 11, if the BJT does not latch-up, then the current continues to flow in the body diode until it reaches zero and the simulation model works in Loop 1 shown in the figure. The values of thermal resistors and capacitors for the Cauer-network are calculated by taking these steps:

**Step 1** - finite sample points from the transient thermal impedance curve (junction to case) obtained from a single pulse power input of the power device was captured from the device datasheet (Cree SiC MOSFET and Infineon CoolMOS CE technology).

**Step 2** - Using curve fitting tool in MATLAB, a rational fitting method is used to reconstruct the curve (Fig. 12). Here Cauer-network impedance equation is considered to be the base of curve fitting as it can give physical meaning to each layer; however, Foster network may be used as well. Each parameter in the curve fitting tool is set to have an upper and lower limits based on the geometry, specific heat capacity, density and thermal conductance of the material to achieve reasonable values for thermal resistance and thermal capacitance of the Cauer-network thermal chain. Note that based on the Cauer-network impedance equation, the numerator degree is one order smaller than the denominator degree. It is critical for this study to have an accurate curve fitting within the µs level as the transient occurs in µs. Consequently, 5th order Cauer network is considered for both SiC MOSFET and CoolMOS which in case of TO-247 may be interpreted as the die, solder layer, adhesive layer, the copper base plate, CTE-matched high flow EMC (epoxy moulding compound) packaging. Equation (20) shows the reconstruction
of the thermal impedance using rational curve fitting for the device:

\[
Z_{th} = \frac{p_1 s^4 + p_2 s^3 + p_3 s^2 + p_4 s + p_5}{s^5 + q_1 s^4 + q_2 s^3 + q_3 s^2 + q_4 s + q_5}
\] (20)

**Step 3.** The impedance from the junction to case of a Cauer-network can be calculated using equation (21):

\[
Z_{th} = \frac{1}{C_1 s + \frac{1}{R_1}} + \frac{1}{C_2 s + \frac{1}{R_2}} + \ldots + \frac{1}{C_n s + \frac{1}{R_n}}
\] (21)

**Step 4.** Since the denominator of equation (20) is one order higher than the numerator, by calculating the admittance of equation (20), the value of \( C_1 \) can be calculated. By inverting the remainder of this calculation, the impedance of the remainder can be calculated which will result in the value of \( R_1 \). By continuing this process, \( R_1, R_2, C_1, \) and \( C_2 \) are calculated. Table 1 shows the calculated values for SiC MOSFET and CoolMOS devices. The differences between the thermal parameters of the CoolMOS and SiC Power MOSFET arises from the difference in die sizes primarily. As a result of the wide bandgap and higher critical electric field, the SiC MOSFET is a smaller die compared to the CoolMOS hence it

---

**Table 1.** Thermal resistance and thermal capacitance for devices calculated from the transient thermal impedance curve of devices

<table>
<thead>
<tr>
<th>CoolMOS</th>
<th>SiC MOSFET</th>
</tr>
</thead>
<tbody>
<tr>
<td>( R_1 )</td>
<td>0.03867</td>
</tr>
<tr>
<td>( R_2 )</td>
<td>0.194</td>
</tr>
<tr>
<td>( R_3 )</td>
<td>0.3111</td>
</tr>
<tr>
<td>( R_4 )</td>
<td>0.4003</td>
</tr>
<tr>
<td>( R_5 )</td>
<td>0.02277</td>
</tr>
<tr>
<td>( C_1 )</td>
<td>1.99x10^{-4}</td>
</tr>
<tr>
<td>( C_2 )</td>
<td>1.281x10^{-3}</td>
</tr>
<tr>
<td>( C_3 )</td>
<td>4.576x10^{-4}</td>
</tr>
<tr>
<td>( C_4 )</td>
<td>8.694x10^{-3}</td>
</tr>
<tr>
<td>( C_5 )</td>
<td>3.187x10^{-1}</td>
</tr>
</tbody>
</table>
has a higher thermal resistance and a smaller thermal capacitance. The model with the Fourier series method of reconstructing the charge storage region is described in [28, 36] where the parameters are defined and techniques for extracting the values for these parameters are described in detail. The values for parameters come directly from measurements and datasheet information. The parameters for the electro-thermal model and parasitic BJT are obtained from the measurements and datasheet information and by comparing the simulation waveforms with the experimental results.

IV. RESULTS AND DISCUSSION

Using the clamped inductive switching circuit, two different failure modes were captured on the oscilloscope. The devices under test were a Si-based super-junction MOSFET (P/N: 726-IPW90R340C3) from Infineon and a Cree SiC power MOSFET (P/N: C2M0160120D). The gate and source of the MOSFETs were clamped and their body diodes were used as freewheeling diodes in the clamped inductive switching test rig. By increasing the first pulse duration during the inductor charging phase of the double pulse test, different forward currents were passed through the body diodes and the waveforms were captured. This current was increased until the device failed. The maximum forward current that triggers a fail during turn-off is defined as the latching current for each technology. Fig. 13 (a) shows the reverse recovery current waveform of the SiC MOSFET body diode at different forward currents. SiC MOSFET has a very small carrier lifetime in the intrinsic region in comparison to Si-based devices and consequently, the reverse recovery of these devices is significantly smaller than conventional devices. As can be seen, the device failed at 42 A forward current as the parasitic BJT latched up. Fig. 13 (b) illustrates the reverse recovery waveform obtained from the CoolMOS device body diode during the reverse recovery. As can be seen, by increasing the forward current density, the reverse recovery increases as a result of higher stored charge which is unlike the silicon carbide MOSFET where the reverse recovery current of the body diode was independent of the forward current. At the forward current of 44 A, there is sufficient rise in the junction temperature to cause failure in the device. It can also be noticed that the CoolMOS device typically fails during reverse recovery whereas the SiC device fails during the turn-off transient and that the \( \frac{dI}{dt} \) of the SiC body diode is higher than that of the CoolMOS. The impact of temperature and the supply voltage on the latching current was investigated for the SiC and CoolMOS devices. The temperature was varied from -75 °C to 175 °C and the supply voltage was also varied from 100 V to 300 V. Similar to the previous measurements, the forward current was increased until the device failed during reverse recovery of the body diode. Fig. 14 (a) shows the parasitic latch-up current for SiC MOSFET at different temperatures while Fig. 14 (b) shows the same graph for CoolMOS power MOSFET. As the supply voltage and temperature are increased, the latch-up current for device failure decreases as is expected because both voltage and temperature contribute to BJT latch-up. As explained earlier, if the parasitic BJT latches up the device might fail. There are different parameters that cause the parasitic BJT to latch up during the reverse recovery of the body diode such as high \( \frac{dV}{dt} \), high current density and high temperature. Using the introduced electro-thermal model for the parasitic BJT, the impact of increasing the current density and temperature on the SiC MOSFET and CoolMOS body diode can be investigated. Fig. 15 shows how the electro-thermal BJT latch-up model of the SiC MOSFET behaves under normal condition when there is no thermal runaway (normal), as well as when the device undergoes thermal runaway (latch-up). The condition that triggers thermal runaway in this case, is a higher forward current. As can be seen from Fig. 15, as the body diode undergoes the switching transient in (a) for 2 different forward currents, the instantaneous power dissipated across the diode shown in (b) causes a temperature rise. The instantaneous power dissipation increases with the forward current. This temperature rise causes the in-built junction voltage (\( \Phi_{BE} \)) to fall as shown in Fig. 15(c). It can be seen from Fig. 15(c), that the device with the higher forward current experiences a higher drop in \( \Phi_{BE} \) due to higher dissipated power. The fall in

![Fig. 15. Parasitic BJT transient electro-thermal behavior.](image)
Φ_{BE} is as a result of increased carrier concentration from bandgap narrowing as shown in equation (15). Fig. 15(d) shows the displacement current \( I_{dsip} \) caused by the charging of the drain-body depletion capacitance and the impact of the dissipated power on the p-body resistance \( R_{PB} \) is shown in Fig. 15(e). The rise in \( R_{PB} \) is due to the increasing temperature calculated from the thermal network and caused by the power dissipated during the turn-off of the body diode. It can be seen...
that the device with the higher forward current has a higher rise in $R_{PB}$, Fig. 15(f) shows the body voltage ($V_{PB}$) which is $I_{DS} \times R_{PB}$ and acts as the base-to-emitter voltage of the parasitic BJT. At the point where VPB becomes greater than $\Phi_{BE}$, the parasitic BJT turns on and produces a collector-to-emitter current ($I_{CE}$) calculated from the Ebers-Moll model in equation (17). Fig. 15(g) shows the calculated $I_{CE}$ for the 2 parasitic BJTs where the device with the higher forward current can be seen to exhibit a more rapid increase in $I_{CE}$ with no corresponding decrease. It can also be seen from Fig. 15(g), that although the device with the smaller forward current has a parasitic BJT that turns on, however, the temperature rise is such that does not allow the positive electro-thermal feedback process to set in. Fig. 15(h) shows the respective temperature plots for each device. The model developed in Fig. 15 has been used to simulate the behaviour of the device under three different forward currents. The results are shown in Fig. 16 for the SiC MOSFETs and Fig. 17 for the CoolMOS MOSFETs. Fig. 16 and Fig. 17 explain the experimental observations of Fig. 13 and Fig. 14 using the developed model. As can be seen from the results of the model, the predicted rise in temperature and the on-set of thermal runaway occurs at higher forward currents for both technologies. The model correctly predicts that the higher forward current causes higher instantaneous power dissipation as well as higher body diode reverse recovery charge (in the case of the CoolMOS) which triggers thermal runaway as a result of BJT latch-up. Fig. 16(a) shows the SiC MOSFET body diode turn-off characteristics at different forward currents whereas Fig. 16(b) shows the calculated temperature from the flowchart shown in Fig. 11. For the normal operation mode the temperature rise was approximately estimated to rise around 1°C and 1.5°C for the normal operation of the devices at 33A and 42A respectively in the single switching event. This small temperature rise is due to the small reverse recovery of SiC MOSFET and small energy dissipation within the device for a single switching event. Fig. 17(a) and Fig. 17(b) show similar plots for the CoolMOS device where it can be seen that the model is capable of predicting BJT latch-up at higher forward current densities. The model can also be used to accurately predict the impact of temperature on the thermal runaway during reverse recovery. Simulations have therefore been performed at different ambient temperatures to investigate how well the model predicts latch-up at different temperatures. At higher temperature, the mobility of the hole is reduced and consequently, the p-body resistance increases. This brings about higher base-emitter voltage and causes the parasitic BJT’s high current. Fig. 18 (a) shows the body diode turn off current characteristics for the SiC MOSFET at three different temperatures (25°C, 75°C and 125°C). As can be seen, the device fails at 125°C due to thermal runaway. The calculated temperature is shown in Fig. 18(b) for the SiC MOSFET where it can be seen that thermal runaway results in an uncontrollable rise in temperature. Fig. 19(a) shows the body diode current turn off characteristics for the CoolMOS device at different temperatures similar to Fig. 18(a) for the SiC MOSFET. Fig. 19(b) shows the simulated temperature of the CoolMOS device corresponding to Fig. 19(a). By comparing Fig. 19(b) to Fig. 18(b), it can be seen that the rate of temperature rise for the SiC MOSFET is larger than the CoolMOS. This is due to smaller thermal capacitance of the SiC die in comparison to the CoolMOS. The differences between the SiC MOSFET and the CoolMOS device arises from the difference between the thermal resistances (which is dependent on the die size), the semiconductor material and the device architecture. The SiC MOSFET is able to sustain a significantly larger avalanche current density in spite of having a higher thermal resistance. This is due to the wide bandgap which makes the device more temperature resilient. The SiC device fails during turn-off before the zero crossing of the current because of the combination of high $dV/dt$ and the drain-to-body depletion capacitance generating a displacement current which flows through the body resistance and triggers the parasitic BJT. The high thermal resistance of the MOSFET coupled with the temperature sensitive body resistance means that the device can fail during turn-off as a result of high ambient temperature, high forward current density and higher commutation rates. In case of the CoolMOS device, the excessive reverse recovery charge causes high instantaneous power dissipation which raises the temperature of the device and triggers the parasitic BJT. Hence, the device fails in reverse recovery after the zero crossing as opposed to the SiC MOSFET where the failure is before the zero crossing.

V. CONCLUSIONS

This paper has introduced a computationally efficient and accurate compact model that can be used to predict and diagnose electro-thermal bipolar latch-up in power MOSFETs. The model was used to investigate the reliability of SiC MOSFET and super-junction MOSFET body diodes during reverse recovery. SiC Cree MOSFETs and Infineon CoolMOS were tested in a clamped inductive switching test rig and the body diode of the upper switch was used as a free-wheeling diode. Moreover, the SiC MOSFET PiN body diode and CoolMOS were modelled using the Fourier series reconstruction of the ambipolar diffusion equation to calculate the excessive carrier stored in the drift region during the switching transition. In the case of the CoolMOS device, the ambipolar diffusion equation was modified to account for the fact that electrons will also be minority carriers in the p-pillars of the drift region. An electro-thermal model of the BJT was developed alongside of the clamped inductive switching circuit to simulate the thermal runaway of these devices under the reverse recovery. The thermal resistance and capacitance for the packaged devices from Cree and Infineon were calculated and used in the Cauer thermal network. Moreover, the temperature of the device at each step of the simulation was fed back to the device and all the temperature dependent parameters were calculated after each step. The reverse recovery of the model was validated by comparing the results
with the experiments. Experiments show that thermal runaway is exacerbated by high current densities and temperatures which is well predicted and replicated by the model.

REFERENCES


Roozbeh Bonyadi (S’14) graduated his 1st class BSc honours degree in Electrical-Electronics Engineering from Shahed University of Tehran. Following this, he came to England to undertake his MSc degree, graduating with a Merit in Electronic Systems at the University of Warwick, UK. His MSc project was intelligent fault diagnosis in automotive electronic systems of systems of premium vehicles in collaboration with Jaguar Land Rover PLC. After his graduation he started working as a KTP associate at the University of Wolverhampton in collaboration with Phoenix Calibration & Services Ltd. His interest in hybrid/electric vehicles and semiconductor devices and power module packaging led him to undertake a PhD in Power Electronics at the University of Warwick. His PhD project is sponsored by EPSRC in collaboration with Jaguar Land Rover and involves design, simulation, implementation and packaging of automotive power inverters. He is a member of the IEE, IAS, and PELS.

Olayiwola Alatise (M’05) received the B.Eng. degree (with first-class honors) in electronic engineering and the Ph.D. degree in microelectronics and semiconductors from Newcastle University, U.K., in 2008. His research focused on mixed-signal performance enhancements in strained Si/SiGe metal-oxide-semiconductor field-effect transistors (MOSFETs). In June 2008, he joined the Innovation R&D Department, NXP Semiconductors, as a Development Engineer, where he designed, processed, and qualified discrete power trench MOSFETs for automotive applications and switched-mode power supplies. In November 2010, he became a Science City Research Fellow with the University of Warwick and since August 2012, he is serving as assistant professor of Electrical Engineering in University of Warwick, Coventry, U.K. His research interest include investigating advanced power semiconductor materials and devices for improved energy conversion efficiency.

Saeed Jahdi (S’10) received the BSc degree in Electrical Power Engineering from University of Science and Technology, Tehran, Iran, in 2005 and the degree of MSc with distinction in Power Systems and Energy Management from City University London, U.K., in 2012. Since then, he is pursuing the Ph.D. degree in electrical engineering as a candidate in Power Electronics laboratory of School of Engineering of University of Warwick, U.K. while he has been awarded an energy theme scholarship for the duration of his research. His current research interests include wide band-gap semiconductor devices in high voltage power converters, circuits and applications. He is currently working on Silicon Carbide based Solid State Fault Current Limiters, with collaboration with Western Power Distribution (WPD), UK. Mr. Jahdi is a member of IEEE Power Electronics and IEEE Industrial Electronics societies.

Ji Hu was born in 1989 in Lianyungang, China. He received the bachelor degree in Electronic and Electrical Engineering from the Northumbria University in 2011, and received master degree in Energy and Power Electronics from University of Warwick in 2013. He is currently working as PhD researcher on power electronics in University of Warwick.

Jose Angel Ortiz Gonzalez received a degree in Electrical Engineering in 2009 from the University of Vigo, Vigo, Spain. From 2010 to 2012 he worked as a Support Technician at the Department of Electronics Technology, University of Vigo, Spain. Since 2013 he has been working at the School of Engineering, University of Warwick, Coventry, United Kingdom as a Senior Power Electronics Research Technician currently focusing on high voltage silicon carbide based DC-DC and DC-AC power converters. His current research interests include power converters, circuit testing and device evaluation.

Li Ran (M’98-SM’07) received a PhD degree in Power Systems Engineering from Chongqing University, Chongqing, China, in 1989. He was a Research Associate with the Universities of Aberdeen, Nottingham and Heriot-Watt, at Aberdeen, Nottingham and Edinburgh in the UK respectively. He became a Lecturer in Power Electronics with Northumbria University, Newcastle upon Tyne, the UK in 1999 and was seconded to Alstom Power Conversion, Kidsgrove, UK in 2001. Between 2003 and 2012, he was with Durham University, UK. He joined the University of Warwick, Coventry, UK as a Professor in Power Electronics - Systems in 2012. His research interests include the application of Power Electronics for electric power generation, delivery and utilisation.

Philip Mawby (S’85-M’86-SM’01) received the B.Sc. and Ph.D. degrees in electronic and electrical engineering from the University of Leeds, U.K., in 1983 and 1987, respectively. His Ph.D. was focused on GaAs/AlGaAs heterojunction bipolar transistors for high-power radio frequency applications at the GEC Hirst Research Centre, Wembley, U.K.

In 2005, he joined the University of Warwick, Coventry, U.K., as the Chair of power electronics. He was also with the University of Wales, Swansea, U.K. for 19 years and held the Royal Academy of Engineering Chair for power electronics, where he established the Power Electronics Design Center. He has been internationally recognized in the area of power electronics and power device research. He was also involved in the development of device simulation algorithms, as well as optoelectronic and quantum-based device structures. He has authored or coauthored more than 100 journal and conference papers. His current research interests include materials for new power devices, modeling of power devices and circuits.

Prof. Mawby has been involved in many international conference committees, including the ISPSD, EPE, and the ESSDERC. He is a Chartered Engineer, a Fellow of the IET, and a Fellow of the Institute Physics. He is a Distinguished Lecturer for the IEEE Electron Devices Society.