The Library
Finite element modelling and experimental characterisation of paralleled SiC MOSFET failure under avalanche mode conduction
Tools
Tools
Tools
Hu, Ji, Alatise, Olayiwola M., Ortiz Gonzalez, Jose Angel, Alexakis, Petros, Ran, Li and Mawby, P. A. (Philip A.) (2015) Finite element modelling and experimental characterisation of paralleled SiC MOSFET failure under avalanche mode conduction. In: Power Electronics and Applications (EPE'15 ECCE-Europe), 2015 17th European Conference on, Geneva, Switzerland, 8-10 Sep 2015. Published in: 2015 17th European Conference on Power Electronics and Applications (EPE'15 ECCE-Europe) pp. 1-9. doi:10.1109/EPE.2015.7309180
Research output not available from this repository, contact author.
Official URL: http://dx.doi.org/10.1109/EPE.2015.7309180
Abstract
This paper investigates the physics of device failure during avalanche mode conduction for SiC MOSFETs. SiC devices have been shown to have superior electro-thermal ruggedness during unclamped inductive switching (UIS) compared with similarly rated silicon IGBTs [1]. Failure during UIS normally results from parasitic BJT latch-up which is exacerbated at higher temperatures [2, 3]. Measurements show that the total avalanche energy conducted by the device improves when the UIS occurs over longer avalanche duration with a smaller peak avalanche current as opposed to a higher peak avalanche current over a shorter duration. This is due to the fact that cell-to-cell (or die-to-die) variations in electrical parameters are more critical during peak avalanche current conduction. Power MOSFETs are comprised to numerous FET cells internally connected to common source, drain and gate terminals and the density of which is determined by the cell pitch and die area. These FET cells are normally assumed to be uniform in electro-thermal properties, however, there are variations in parameters like thermal resistance, gate resistance, oxide thickness, body doping, etc. Finite element models of 2 FET cells within a MOSFET show how variations in gate resistance and thermal resistance (initial junction temperature) degrade the devices reliability under UIS and that this is more critical for higher avalanche currents. The finite element models are supported by experimental measurements designed to emulate the effect of inter-cell variation.
| Item Type: | Conference Item (Lecture) | ||||
|---|---|---|---|---|---|
| Subjects: | T Technology > TK Electrical engineering. Electronics Nuclear engineering | ||||
| Divisions: | Faculty of Science > Engineering | ||||
| Journal or Publication Title: | 2015 17th European Conference on Power Electronics and Applications (EPE'15 ECCE-Europe) | ||||
| Publisher: | IEEE | ||||
| Official Date: | 2015 | ||||
| Dates: |
|
||||
| Page Range: | pp. 1-9 | ||||
| DOI: | 10.1109/EPE.2015.7309180 | ||||
| Status: | Peer Reviewed | ||||
| Publication Status: | Published | ||||
| Access rights to Published version: | Restricted or Subscription Access | ||||
| Conference Paper Type: | Lecture | ||||
| Title of Event: | Power Electronics and Applications (EPE'15 ECCE-Europe), 2015 17th European Conference on | ||||
| Type of Event: | Conference | ||||
| Location of Event: | Geneva, Switzerland | ||||
| Date(s) of Event: | 8-10 Sep 2015 |
Request changes or add full text files to a record
Repository staff actions (login required)
 |
View Item |
