Skip to content Skip to navigation
University of Warwick
  • Study
  • |
  • Research
  • |
  • Business
  • |
  • Alumni
  • |
  • News
  • |
  • About

University of Warwick
Publications service & WRAP

Highlight your research

  • WRAP
    • Home
    • Search WRAP
    • Browse by Warwick Author
    • Browse WRAP by Year
    • Browse WRAP by Subject
    • Browse WRAP by Department
    • Browse WRAP by Funder
    • Browse Theses by Department
  • Publications Service
    • Home
    • Search Publications Service
    • Browse by Warwick Author
    • Browse Publications service by Year
    • Browse Publications service by Subject
    • Browse Publications service by Department
    • Browse Publications service by Funder
  • Help & Advice
University of Warwick

The Library

  • Login
  • Admin

The effect of interfacial charge on the development of wafer bonded silicon-on-silicon-carbide power devices

Tools
- Tools
+ Tools

Gammon, P. M., Li, Fan, Chan, Chun Wa, Sánchez, Ana M., Hindmarsh, Steven A., Gity, Farzan, Trajkovic, Tanya, Kilchytska, Valeriya, Pathirana, Vasantha, Camuso, Gianluca, Ben Ali, Khaled, Flandre, Denis, Mawby, P. A. (Philip A.) and Gardner, J. W. (2017) The effect of interfacial charge on the development of wafer bonded silicon-on-silicon-carbide power devices. Materials Science Forum, 897 . pp. 747-750. doi:10.4028/www.scientific.net/MSF.897.747

[img]
Preview
PDF
WRAP-effect-interfacial-charge-development-wafer-bonded-Gammon-2017.pdf - Accepted Version - Requires a PDF viewer.

Download (1031Kb) | Preview
Official URL: http://dx.doi.org/10.4028/www.scientific.net/MSF.8...

Request Changes to record.

Abstract

A new generation of power electronic semiconductor devices are being developed for the benefit of space and terrestrial harsh-environment applications. 200-600 V lateral transistors and diodes are being fabricated in a thin layer of silicon (Si) wafer bonded to semi-insulating 4H silicon carbide (SiC) leading to a Si/SiC substrate solution that promises to combine the benefits of silicon-on-insulator (SOI) technology with that of SiC. Here, details of a process are given to produce thin films of silicon 1 and 2 μm thick on the SiC. Simple metal-oxide-semiconductor capacitors (MOS-Cs) and Schottky diodes in these layers revealed that the Si device layer that had been expected to be n-type, was now behaving as a p-type semiconductor. Transmission electron microscopy (TEM) of the interface revealed that the high temperature process employed to transfer the Si device layer from the SOI to the SiC substrate caused lateral inhomogeneity and damage at the interface. This is expected to have increased the amount of trapped charge at the interface, leading to Fermi pinning at the interface, and band bending throughout the Si layer.

Item Type: Journal Article
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Science > Engineering
Faculty of Science > Physics
Library of Congress Subject Headings (LCSH): Power electronics, Semiconductors -- Materials, Silicon carbide, Metal oxide semiconductors, Transmission electron microscopy, Silicon-on-insulator technology
Journal or Publication Title: Materials Science Forum
Publisher: Trans Tech Publications Ltd.
ISSN: 1662-9752
Official Date: May 2017
Dates:
DateEvent
May 2017Published
30 May 2017Accepted
Volume: 897
Page Range: pp. 747-750
DOI: 10.4028/www.scientific.net/MSF.897.747
Status: Peer Reviewed
Publication Status: Published
Access rights to Published version: Restricted or Subscription Access
Funder: Horizon 2020 (European Commission) (H2020), Royal Academy of Engineering (Great Britain), Engineering and Physical Sciences Research Council (EPSRC)
Grant number: EP/N00647X/1 (EPSRC)

Request changes or add full text files to a record

Repository staff actions (login required)

View Item View Item

Downloads

Downloads per month over past year

View more statistics

twitter

Email us: wrap@warwick.ac.uk
Contact Details
About Us