The Library
Improved analog performance in strained-Si MOSFETs using the thickness of the silicon-germanium strain-relaxed buffer as a design parameter
Tools
Alatise, Olayiwola M., Kwa, Kelvin S. K., Olsen, Sarah H. and O'Neill, Anthony G. (2009) Improved analog performance in strained-Si MOSFETs using the thickness of the silicon-germanium strain-relaxed buffer as a design parameter. IEEE Transactions on Electron Devices, Vol.56 (No.12). pp. 3041-3048. doi:10.1109/TED.2009.2030721 ISSN 0018-9383.
|
PDF
WRAP_Alatise2_1070562-es-091211-ieee_ted_cmos_inverter_self_heating.pdf - Accepted Version - Requires a PDF viewer. Download (639Kb) |
Official URL: http://dx.doi.org/10.1109/TED.2009.2030721
Abstract
The impact of self-heating in strained-Si MOSFETs on the switching characteristics of a complementary-metal-oxide-semiconductor (CMOS) inverter and the voltage gain of a push-pull inverting amplifier is assessed by technology-computer-aided-design (TCAD) simulations. Strained-Si nMOSFETs on 4-mum- and 425-nm-thick silicon-germanium strain-relaxed buffers (SiGe SRB) are cofabricated with silicon control nMOSFETs and used to calibrate the TCAD models. The measured data show a 50% reduction in thermal resistance from 30.5 to 16.6 K middot mW-1 as the thickness of the SiGe SRB is scaled from 4 mum to 425 nm. Using the calibrated models, electrothermal simulations of CMOS inverters are performed by accounting for heat generation from carrier flow using the fully coupled energy-balance equations for electrons and holes. The results of the TCAD simulations show that the inverter voltage gain can be maximized by balancing the opposing effects of drain induced barrier lowering (DIBL) and self-heating i.e. DIBL increases the drain conductance whereas self-heating reduces the drain conductance. DIBL is shown to limit the simulated voltage gain of the Si control inverter, whereas self-heating in the strained-Si nMOSFET on the 4-mum-thick SiGe SRB is shown to cause anomalous operation in the simulated inverter characteristics. The inverter voltage transfer characteristics simulated with the strained-Si nMOSFETs on the 425-nm SiGe SRB exhibited the highest voltage gain. The thickness of the SiGe SRB is presented as a design parameter for optimizing the analog performance of strained-Si MOSFETs.
Item Type: | Journal Article | ||||
---|---|---|---|---|---|
Subjects: | T Technology > TK Electrical engineering. Electronics Nuclear engineering | ||||
Divisions: | Faculty of Science, Engineering and Medicine > Engineering > Engineering | ||||
Library of Congress Subject Headings (LCSH): | Semiconductors, Metal oxide semiconductors, Complementary, Thermistors, Electric inverters, Silicon, Germanium | ||||
Journal or Publication Title: | IEEE Transactions on Electron Devices | ||||
Publisher: | IEEE | ||||
ISSN: | 0018-9383 | ||||
Official Date: | 2009 | ||||
Dates: |
|
||||
Volume: | Vol.56 | ||||
Number: | No.12 | ||||
Page Range: | pp. 3041-3048 | ||||
DOI: | 10.1109/TED.2009.2030721 | ||||
Status: | Peer Reviewed | ||||
Publication Status: | Published | ||||
Access rights to Published version: | Restricted or Subscription Access | ||||
Date of first compliant deposit: | 17 December 2015 | ||||
Date of first compliant Open Access: | 17 December 2015 | ||||
Funder: | Engineering and Physical Sciences Research Council (EPSRC), Seventh Framework Programme (European Commission) (FP7) |
Request changes or add full text files to a record
Repository staff actions (login required)
View Item |
Downloads
Downloads per month over past year