## A Thesis Submitted for the Degree of PhD at the University of Warwick

## Permanent WRAP URL:

http://wrap.warwick.ac.uk/109958

## Copyright and reuse:

This thesis is made available online and is protected by original copyright.
Please scroll down to view the document itself.
Please refer to the repository record for this item for information to help you to cite it.
Our policy information is available from the repository home page.

For more information, please contact the WRAP Team at: wrap@warwick.ac.uk

## THE BRITISH LIBRARY DOCUMENT SUPPLY CENTRE

## TITLE

Self-organising Techniques for Tolerating Faults in 2-Dimensional Processor Arrays

Attention is drawn to the fact that the copyright of this thesis rests with its author.

This copy of the thesis has been supplied on condition that anyone who consults it is understood to recognise that its copyright rests with its author and that no information derived from it may be published without the author's prior written consent.


United Kingdom

# Self-organising Techniques for Tolerating Faults in 2-Dimensional Processor Arrays 

by<br>Richard Anthony Evans<br>BSe(Eng), ACGI, CEng, MIEE<br>\section*{PhD Thesis}<br>Submitted to:<br>Department of Computer Science<br>University of Warwick<br>From research carried out at:<br>The Rojal Signals and Radar Establishment Malvern, Worcestershire

October 1988

# To my parents 

For their love,
support and encouragement
over many years.

Copyright (c) Controller HMSO London, 1988

## Contents

Litt of Figurei ..... vII
List of Tablea ..... x
Summary ..... xI
Achnowledgementa ..... xII
1 Introduction, ObJectiven and Overview ..... 1
1.1 Introduction ..... 1
1.2 Thesia Objectives ..... 2
1.3 Overview of the Theais ..... 3
2 The Evolution of Parallel Procenting ..... 5
2.1 The von Neumann Model of Computation ..... 5
2.1.1 Technological Advences ..... 6
2.1.2 The Need for High Periormance Computers ..... 7
2.1.3 Changing Attitudes to Computer Design ..... 7
2.2 The Introduction of Parallelism ..... 8
2.2.1 Classification of Computer Architectures ..... 9
2.2.2 Pipelined Parallel Architecturea ..... 11
2.3 The Need for Fault Tolerance ..... 14
2.3.1 Reliability Improvement ..... 14
2.4 Wafer Scale Integration ..... 15
2.5 Typea of Fault Tolerance ..... 16
2.5.1 Time Redundancy ..... 17
2.5.2 Hardware Redundancy ..... 17

- ? Algorithmic Fault Tolerance ..... 18
2.6 Scope of the Project ..... 19
3 Fault Distributions in Integrated Circults ..... 20
3.1 Introduction ..... 20
3.2 Types of Defect in Integrated Circuits ..... 21
ContenteH
3.3 Random Point Defecta ..... 23
3.3.1 Causea of Point Defecta ..... 23
3.3.2 Cluatering of Point Defect. ..... 26
3.3.3 Radial Variations in Point Defect Distributions ..... 28
3.4 Modelling Integrated Circuit Yield ..... 29
3.4.1 Poisson Diatribution ..... 31
3.4.2 Compound Poimson Statiatics ..... 33
3.4.3 Generaliaed Negative Binomial Statiatica ..... 34
3.5 Implications for Fault Tolerant Techniques ..... 35
4 A Review of Hardware Fault-Tolerance for Prucesior Arraya ..... 57
4.1 Introduction ..... 37
4.2 Clasaification of hardware fault tolerance achemes ..... 38
4.3 Switch Organisation and Configuration Schemea ..... 39
4.3.1 Nodal Fault Tolerance ..... 39
4.3.2 Row or Column Replacement Schemea ..... 44
4.3.3 Hierarchical Fault Tolerance ..... 48
4.3.4 Row Generation Schernem ..... 49
4.3.5 Global Organisation ..... 51
4.4 Switch Implementation: ..... 52
4.4.1 Hard Confgurable Schemea ..... 53
4.4.2 Firm Confgurable Switching Schemes ..... 56
4.4.3 Soft-Configurable Switching Schemes ..... 58
4.4.4 Vote-Configurable Switching Schemea ..... 59
4.4.5 Self-Organising Switching Schemes ..... 58
4.5 WSI Demonatrators ..... 59
4.5.1 Trilogy ..... 60
4.5.2 Anamartic and the Solid State Disk Memory ..... 60
4.5.3 MIT and Lincoln Laboratory ..... 63
4.5.4 GTE Laboratory ..... 63
4.6 Concluaions ..... 63
6 Salf-Organiolng Algorlthms for Two-Dimenaional Proceasor Arraya ..... 65
5.1 Introduction ..... 65
5.2 Definitiona ..... 66
5.3 Algorithm 1: WINNER in One Dimension ..... 68
8.3.1 Self Organiation ..... 71
5.3.2 Control Circuitry ..... 72
5.3.3 Array Boundary Conditiona ..... 75
5.3.4 Interaction of REQueat and AVAILability Signala ..... 76
5.3.5 Serial Deacription of WINNER Operation ..... 77
5.3.6 5-Neighbour WINNER algorithm ..... 79
B.4 Algorithm 2: WINNER In Two Dimenaiona ..... 80
5.4.1 Double Site Condition ..... 82
3.4.2 Crossovera ..... 85
5.5 Advantagea of the WINNER Approach ..... 87
5.6 Concluding Remarks ..... 87
6 Performance of the WINNER Algorlthm ..... 89
6.1 Introduction ..... 89
6.2 Simulation ..... 89
6.3 Choice of Language ..... 90
6.4 Simulation Requirementa ..... 91
6.4.1 Program Parametera ..... 93
6.4.2 Program Flow Chart ..... 94
6.4.3 Square Array ..... 95
6.5 WINNER Simulation Reaulta ..... 97
6.5.1 Graphical Presentation of WINNER Reaulta ..... 98
6.6 Improving WINNER Performance ..... 102
6.6.1 5-Naighbour WINNER Algorithm ..... 103
6.6.2 Array Partitioning ..... 104
6.7 Comperison with other Algorithms ..... 109
6.7.1 Bounds on Performance ..... 109
6.7.2 Algorithm Performance Comparisons ..... 111
6.8 Concluaions ..... 113
7 Hardware Implementation of the WINNER algorithm ..... 115
7.1 Introduction ..... 115
7.2 Hardware Requirements of WINNER Control Circultry ..... 116
7.2.1 Gate-Level WINNER Control Circuitry ..... 116
7 2.2 Transiator Complexity of Control Circuitry ..... 118
7.3 Input/Output Interface Circuitry ..... 120
7.3.1 Selecting Functional Rowa ..... 120
7.3.2 Data Input Circuitry ..... 121
7.3.3 Data Output Circuitry ..... 124
7.4 Column Interconnnection Circuitry in Partitioned Arraya ..... 124
7.5 Simulation of the WINNER Hardware ..... 127
7.5.1 The ELLA Hardware Deacription Language ..... 127
7.5.2 Simulations using ELLA ..... 128
7.6 Hardware for other Configuring Techniquea ..... 128
7.6.1 Moore and Mahat' Scheme ..... 128
7.6.2 Sami and Stefanelli's Scheme ..... 129
7.6.3 Comparimon of Hardware Requirementa ..... 129
8 Self-Tanting of Self-Organiaing Arrays ..... 181
8.1 Introduction ..... 131
8.2 Deaign for Teatability ..... 131
8.2.1 Scan path techniquea ..... 132
8.2.2 Level Senjitive Scan Deaign - LSSD ..... 133
8.3 Self-teat techniquea ..... 134
8.3.1 Linear Feedback Shift Regiaterm ..... 135
8.3.2 Compreasion of teat reaults ..... 137
8.3.3 Compresaion by counting ..... 137
8.3.4 Compreasion by Recuraive Compaction ..... 137
8.3.5 Compaction of Multiple Input Streams ..... 138
8.4 Self testing requirements in WINNER ..... 139
8.4.1 Signature Compariaon ..... 139
- Reducing Control Circuit Vulnerabllity ..... 141
g. 1 Introduction ..... 141
9.2 The Ideal Self-Orgeniaing Array ..... 142
9.3 Inherent Fault-Tolerance of the Control Cireuit ..... 143
9.4 Dual-Rail Implementation of Control Circuitry ..... 143
9.4.1 Fault Detection by Simple Duplication ..... 144
9.4.2 Feult Detection using True and Complement Circuita ..... 146
D.5 Application of Duplicated Circuite to WINNER ..... 147
9.5.1 Performance of Duplicated Control Circuitry ..... 149
0.6 Hardware Requiremente for Two-rail Implementation ..... 151
0.7 External Teating of the Control Circuitry ..... 151
9.7.1 Control Circult Testing Strategy ..... 151
9.7.2 Scan Path teating procedure ..... 154
9.7.3 Control Circuitry Fault Masking Procedure ..... 155
9.7.4 Modified Scan path Regiater ..... 155
9.8 Hardware Complexity of the Scan Path Approach ..... 156
9.9 Other Tents ..... 187
9.9.1 Teating of the Signature Comparator ..... 157
9.9.2 Vertical Bypass Circuitry ..... 160
9.9.3 Horisontal Interconnections ..... 162
9.10 Benefita of the Scan path Teat procedure ..... 162
9.11 Comment. ..... 183
10 WINNER Demonatrator ..... 164
10.1 The Need for a Demonstrator ..... 164
10.2 Type of Demonatrator ..... 164
10.3 Demonatrator Objectivea ..... 165
10.4 Demonatrator Specification ..... 166
10.5 Proceator Array Function ..... 167
10.6 Implementation Optiona ..... 169
10.6.1 LSI Componenta ..... 169
10.6.2 Cuntom Chip or Gate Array ..... 169
10.6.3 EPROM Implementation ..... 171
10.7 Demonatrator Circuitry Requirementa ..... 171
10.7.1 Circuit for the WINNER Cell ..... 173
10.7.2 Other Circuitry ..... 178
10.8 External Teating ..... 179
10.8.1 Computer Interface circuitry ..... 180
10.8.2 Testing Software ..... 180
10.9 Demonatrator Reaulta ..... 180
10.10Concluding Remarka ..... 184
11 Applicationa of WINNER ..... 105
11.1 Introduction ..... 185
11.2 Application to Proceasor Array ..... 185
11.2.1 The Transputer ..... 186
11.2.2 The Distributed Array Procetsor (DAP) ..... 187
11.2.3 Digital Signal Proceaning Arraya ..... 188
11.3 Application in Array Implementation ..... 188
11.4 High Availability Syatems ..... 189
11.4.1 Special Conaiderationa ..... 189
11.4.2 General Comment. ..... 100
11.5 Silicon Hybrida ..... 191
11.5.1 Requirement for Fault Tolerance ..... 192
11.6 Wafer Scale Integration ..... 192
12 Conclusions and Further Work ..... 194
12.1 Conclusiona ..... 194
12.2 Suggeations for Further Work ..... 197
12.2.1 Fabrication of a Monolithic circuit ..... 197
12.2.2 Extenaion to Tree Structured ..... 197
12.2.3 Feult Tolerant Switching Netwarka ..... 198
Bibllography ..... 200
APPENDICES
A WINNER Performance Simulation Program ..... 210
A. 1 Program Overview ..... 210
A. 2 Suitebility for Other Algorithma ..... 211
A. 3 Program Listing ..... 212Contentavi
B ELLA Bimulation Program ..... 210
B. 1 Program Liating ..... 219
C WINNER Demonstrator Teat Program ..... 217
C. 1 Program Overview ..... 227
C. 2 Program Liating ..... 227
D Publinhed Papers ..... 287
D. 1 Paper Included in the Appendix ..... 237
D. 2 Other Publicationa ..... 238


## List of Figures

2.1 Syatolic Matrix $\times$ Matrix Multiplier ..... 12
2.2 Typical arrangement for algorithmic fault-tolerance. ..... 18
3.1 The main Classea of integrated Circuit Defect. ..... 21
3.2 Typea of Integrated Circuit Defect ..... 23
3.3 Sizen of Integrated Circuit Defects ..... 25
3.4 Probability of defect causing a fault ..... 26
3.5 Typical Clustering tendency of defects ..... 27
3.6 Radial yield variation ..... 29
3.7 Chip yield predicted by the Poisson model ..... 32
3.8 Number of faulta per chip ..... 33
3.9 Yield predicted by Negative Binomial model ..... 35
4.1 Classification of awitching achemes ..... 39
4.2 Clasaification of witch implementations ..... 40
4.3 Technique of Triple Modular Redundancy ..... 42
4.4 Nodal yield improvement achieved with TMR. ..... 43
4.5 Toleration of TMR voting circuit faults ..... 44
4.6 Fault-tolerant memory ..... 45
4.7 Simple Row-bypass Scheme ..... 4
4.8 Hierarchical fault-tolerance scheme ..... 48
4.9 Row-oriented scheme of Moore and Mahat ..... 50
4.10 A global interconnection acheme ..... 52
4.11 Cross-section of laser link ..... 55
4.12 MNOS transiator. ..... 57
4.13 Spiral technique of Aubusaon and Catt ..... 62
5.1 Main components of a WINNER cell ..... 67
5.2 Equivalent hexagonal and orthogonal arrays ..... 68
5.3 Array configured using WINNER ..... 69
5.4 Schematic WINNER cell ..... 72
5.5 Step-by-atep array configuration ..... 78
5.6 Generation of REQueat signals ..... 79
5.7 WINNER applied in 2 dimenaions ..... 81
List of Figurea ..... vili
5.8 WINNER cell for 2D configuration ..... 83
5.9 Double-site and cromsover moden ..... 84
6.1 Harvest of Hedlund'e achenie ..... 93
6.2 Schematic of the table of aimulation reates. ..... 94
6.3 Characteriatic form of the table of reaulta. ..... 95
6.4 Flow-chart of the simulation program ..... 96
6.5 Table of simulation results ..... 98
6.6 Array yield veraus procesaor yield ..... 100
6.7 Overhead versua processor yield ..... 101
6.8 Array yield veraus target array size ..... 103
6.9 5-Neighbour WINNER performance ..... 104
6.10 Array yield veraus array width ..... 106
6.11 Effect of partitioning on array yield ..... 107
6.12 Array yield vernum number of partitiona ..... 107
6.13 Upper bounds on configuration performance ..... 111
6.14 Comparison of configuration performance ..... 112
7.1 Gate implementation of control circuitry ..... 117
7.2 CMOS implementation of some common gates ..... 119
7.3 Data input circuitry ..... 122
7.4 Data output circuitry ..... 125
7.5 Intercolumn routing circuitry ..... 126
7.6 Comparison of hardware requirements ..... 130
8.1 The scan-path teating technique. ..... 133
8.2 Block diagram of a typical self-teating ayntem. ..... 135
8.3 A linear feedback shift regiater ..... 136
8.4 Single-input compaction circuit ..... 138
8.5 Multiple-input compaction circuit ..... 139
8.6 Simple aignature comparison method. ..... 140
9.1 Fault detection by aimple duplication ..... 145
9.2 True and complement two-rall implementation. ..... 146
9.3 Two-rail input buffer circuits ..... 148
9.4 A two-rail aignature comparator. ..... 149
9.5 Percentage of active faulta ..... 150
9.6 Scan-path scheme applied to W/NNER ..... 152
9.7 Scan-path arrangement within a WINNER cell ..... 153
9.8 Modified acan-path register ..... 156
9.9 A TMR based signature comparator ..... 159
9.10 A fully tentable signature comparator. ..... 160
9.11 A fully verifiable WINNER cell ..... 161
Liat of Figure ..... ix
10.1 4-bit by 4-bit array multiplier ..... 168
10.2 Orthogonally interconnected multiplier ..... 170
10.3 Block diagram of the WINNER demonatrator. ..... 172
10.4 Circult of demonatrator cell ..... 174
10.5 Equivalent circuit of the Control PROM. ..... 178
10.6 Equivalent circuit of the Processor PROM. ..... 176
10.7 Equivalent circuit of the Scen PROM. ..... 177
10.8 Equivalent circuit of data entry PROM ..... 178
10.9 Equivalent circuit of data output PROM ..... 170
10.10Photograph of complete demonatrator ..... 181
10.11Single cell of the demonatrator array ..... 182
10.12Photograph of configured demonatrator array ..... 183
11.1 Schematic view of the Tranaputer. ..... 186
11.2 Schematic view of the ICL DAP. ..... 187

## List of Tables

3.1 Typen of Integrated Circuit Defect. ..... 24
4.1 Lamer link parameters. ..... 55
8.1 Generation of AVAILability output aignala. ..... 74
5.2 Generation of REQueat output mignalm. ..... 76
9.1 Converaion of two-rall Input aignala ..... 148

## Summary

Thia theaia is concerned with reacarch into techniquea for tolerating the defects which inevitably occur in integrated circuits during processing. The research in motivated by the deaire to permit the fabrication of very large ( $>1 \mathrm{~cm}^{2}$ ) integrated circuita having a viable yield, using atandard chip proceasing lines. Attention is focuased on 2-dimensional arrays of identical proceasing elements with neareat-neighbour, orthogonal interconnections, and techniquen for configuring auch arraya in the preaence of faulte are inveatigated. In particular, novel algorithms based on the concept of selforganisation are proposed and atudied in detail. The algorithma involve associating a amall amount of control logic with each proceasing element in the array. The extra logic allows the processing elementa to communicate with each other and come to collective decision about how working proceanors should beat be interconnected. The concept has been atudied in conaiderable depth and the implicationa of the algorithms in a practical aytem have been thoroughly considered and demonstrated by conatruction of a amall array at printed circuit board level, complete with software controlled teating procedures.

The thesia can be considered in four main parta as followa. The first part (chapters 1 to 4) atarts by presenting the objectives of the reaearch and then motivatea it by examining the increasing need for processor arrayb. The difficulty of implementing auch arrays as monolithic circuita due to integrated circuit defecta ia then conaidered. This is followed by a review of publiahed work on hardware fault tolerance for regular arrays of procenora. The aecond part (chapters 5 and 6) is devoted to the concept of self-organisation in processor arrays and includes a detailed description and evaluation of the algorithma followed by a comparizon with other published techniquea. Conaiderations auch as hardware requirementa and overheads, reducing the vulnerability of critical circuitry, nelf-teating, and the construction of the demonatrator are covered in the third part (chapters 7 to 10). The fourth part (chapters 11 and 12) considern potential applications for the reatarch in both monalithic and non-monolithic syatems. Finally, the conclusions and some suggeations for further work are presented

## Acknowledgements

The author wishen to acknowledge the support, ataintance and encouragement of the following people and institutions throughout the course of the reaearch leading to thia thesis:

Dr Tim Thorp, for encouraging me to regiater as a potgraduate atudent and for being understanding during the writing of the theais,

Dr John McWhirter, for hia inspiration, and day to day encouragement and support,

Dr Adrian Mears, for suggeating that 1 register as a poatgraduate atudent,
Profeasor Graham Nudd, for aupervising me throughout the theaia and for his auggeations, encouragement and comments,

Dr John McCanny, for his helpful discussions and comments on the thesia,
Alan Brewer and Gary Ellia, for their hard work in building the demonatrator of a aelf-organising array,

Kevin Palmer, for helpful diacussions and asistance during the deaign and construction of the demonatrator array,

Dr Ian Proudler, for many useful diacussiona, particularly concerning tworail circuit implementations,

My wife Joaie, for her love and support throughout thia thesia but particularly during the difficult times,

The Computer Sciance Department of the Univeraity of Warwick, for accepting me an art-time poigraduate etudent,

The Minintry of Defence (Procurement Executive), for providing full funding for Univeraity feen, travel and attendance at conferences an well an for permitting me to aubmit my reararch an ahD themin.

## Chapter 1

## Introduction, Objectives and Overview

### 1.1 Introduction

-In 1959 the number of tranvistora that would fit on a chip was 1; now it has surpaseed 1 milion. As material limits are reached, the pace is sloving, but by the year 2000 there will be chips containing 1 billion componenta".

Thia quotation by Jamea Meindl (Meindl, 1087) in partly factual and partly apeculative, but certainly indicatea the acale of the challenge facing integrated circult reaearchera and deaignera over the coming decade. Currently the chipa containing 1 million tranaiatora are memory device conalating of vast numberi of identical storage calla, and are fabricated on highly optimised proceaing line and sold in huge volumen. General purpose circuita have not yet reached thia complexity in part because they eannot be mold in high enough volumes to auficiently amortiae the deaign and fabrication coath. The fabrication coata of these very large general purpone circuile are high because their yield is low. If techniques could be found to increase the yield, coate would fall and marketability should aignificantly increace.

One way to increase chip yield in to reduce the number of defecte which occur randomly in the processing line. Thir la already being done wherever ponible, but with continual reductions in device geometriea, the teak is be-
coming ever more difficult and increased atandarda of cleanlinena are often required amply to maintain exiating yields. The net reqult ia that chipa above about $1 \mathrm{~cm}^{2}$ in area are rarely produced commercially.

Reductiona in device geometry permit increned numbers of tranaiators to be placed on a chip of any given area. However, although further reductions are posaible it is clear that the rate of reduction in alowing down. Thia in mainly due to the fact that the equipment and procena linen needed to handle the amall device atructurea become almont exponentially more expenaive, requiring fundamental changes in lithographic techniquea and etching techniques for example.

With this background it in hardly surprising that many reaearchera have been inveatigating an alternative technique to enable chip complexity to be significantly increased at reasonable coat. This technique ia called Fault Tolerance or Defect Tolerance. The application of fault tolerant techniques to complex electronic systems has received the attention of reaearchers aince electronica began to be used in aafety-critical applicationa auch a the control of aircraft or large industrial plant. Theae ayatema atart life in a fully functional form but in the event of the in-aervice failure of a component, can either fail in a safe manner, or ideally, continue their function an if no fault were preaent. The appliestion of fault tolerant techniquea to integrated circuits is in general quite different. In integrated circuite the problem in that a amall number of componento within a large chipare faulty at the atart of the chip'a life and theae caune the entire chip to be discarded as a failure. The primary aim therefore in to develop the ideas of fault tolerance to be able to tolerate defects present in the circuita. The ability of the circuit to tolerate in-service failurea in addition to fabrication defects would be a bonus.

### 1.2 Thesis Objectives

In thia thesia we address the problern of deaign techniquea to enable integrated circuita to tolerate fabrication defecta. In particular we conaider the
implementation of large 2-dimenaional arrayi of identical proceangelementa with neareat-neighbour, orthogonal interconnection, in which mome of the proceasing elements may be permanently defective. The objectivea of the thesia are as follown:

1. To study exiating techniquea for fault tolerance of defect tolerance applied to integrated circuit fabrication.
2. To develop novel techniques for tolerating defecta based on the concept of Self-organisation. Self-organiastion implies that a clrcuit is both able to detect and then automatically configure itaelf around each defect without any external asasiance to produce a fully functional array.
3. To evaluate the performance of the self-organiaing techniquea developed in (2), and to compare them with exiating approaches to the configuration problem.
4. To demonatrate the self-organising techniquea by conatructing a proceasor array which embodies the concepts.

### 1.3 Overview of the Thesis

In order to asaiat the reader, there follows a brief overview of the theaia on a chapter by chapter basia.

Chapters 2 and 3 motivate the work in the remainder of the thesia and together attempt to answer the quetion: Why do we need fault tolerance? Chapter 2 reviewn the evolution of computing from single von Neumann machinem to the large multi-proceasor architecturea available today and conaiders some of the reasons for the trend towards parallel proceasing. Chapter 3 then considers in detail the typea of defect which occur in integrated circuits and presenta some mathematical models which are commonly used to predict the yield of integrated circuits. Characteristic yield variations over the wafer surface are also diacussed.

Chapter 4 reviews the state of the art in techniques auitable for tolerating integrated circuit defects. Schemes for configuring circuita around defects an well as techniques for implementing the switching elementa are considered.

Chapter 5 deacribea the novel aelf-organiaing algorithme which have been developed within the project. The reader who is familiar with the background and motivation for fault tolerant techniquea can skip atraight to this chapter if deaired. The self-organising algorithma are evaluted in chapter 6 and then compared with the exiating publiahed techniqued. The hardware requirements of the self-arganising algorithms are considered in chapter 7.

The concept of self-organiastion requires that each processor in the array can produce a go/no-go aignal to indicate whether it is functional or not. This aignal is then used in the configuration procesa. Chapter 8 discuasea how this could be achieved by Self-testing techniques.

One of the problems in a aystern deaigned to automatically tolerate defecta in that the circuitry uned to carry out the configuration could itaelf be defective. This problem is addreased in chapter 9 in which two techniques for reducing the vulnerability of the mont critical circuita are presented.

Chaptera 7 and 10 are both concerned with the hardware required in a self-organising array. Chapter 7 considera the hardware overhead which the self-organising approach will incur for the user, while chapter 10 deacribes an array which has been built to demonstrate the ideas incorporating the techniques deacribed in chaptera 5 and 9.

Finally, in chaptera 11 and 12 we conaider potential applicationa of the self-organising concepta other than in integrated circuit fabrication, and then conclude by putting forward some suggeations for further work.

## Chapter 2

## The Evolution of Parallel Processing

### 2.1 The von Neumann Model of Computation

For the pal 30 years or to the von Neumann model of computation han dominated nearly every apect of computing from the largeat mainframe to the amalleat home computer. During thia period, however, the phyaical appearance of von Neumann computera has changed dramatically. In the early days of computing a complete room full of vacuum tube circuitry and many kilowatis of power were required to run a machine of modeat capability (by todaya atandarda!). Today, it in poasible to integrate a computer of many timer this processing power on aingle chip and sell a complete machine at auch a low price that it has become posable to buy one for a child at Chriatman Machine of this type are of course quite banic computera and their apeed of operation in not the highest conaideration. At the other extreme, large mainframe machinea which serve whole departments or aitea on a timesharing basis are atill quite bulty piecea of equipment, but are able to handle many tena or mometimea hundreda of usera almost aimultaneoualy.

### 2.1.1 Technological Advances

Although the von-Neumann madel of computing ia a aimple concept and to some who are working at the frontiers of computing reaearch now appara a little 'old fashioned', it atill atanda up very well to today'a requirementa for eeneral purpoee computing. Thia hat been made poasible by eanentially four major technological advances over the yeara an deacribed in the following paragraph.

The firat commercially produced computer, the UNIVAC1, appeared in 1951 and used electronic valves with gate delaym of about $1 \mu s$ an ita awitching elementa (Eckert et al, 1951). Machinea of this type have been clasaed as Firat Generation computera. In 1960, valven were replaced by molid atate devices, in the form of germanium tranaiatora, which had gate delaya of approximately $0.25 \mu$ - these were Second Generation machinem. The firat ailicon integrated circuite were introduced in about 1085 and contained a few gates per chip operating with a 10 ne gate delay and by the mid aeventies achieving lnagate delaya. Third generation machines used these componenta. In the 1970n, the ability to manufacture integrated circuita became wideapread, and their complexity rapidly increased so that by 1080 it became poasible to integrate a complete microcomputer onto a single chip - the era of fourth generation computing had begun.

The microprocessor was largely reponaible for two major trenda in computing in the 1980a. Firatly, it opened the computing community to the masaed and made it poasible to conatruct a very powerful machine which could fit on a deak. No longer was it emential to log into the mainframe computer where CPU time and memory were limited and reaponse was often slow - 'one per deak' became the motto of computer manufacturers. Secondly, the availability of amall, reliable and above all relatively cheap microprocemtora meant that the idea of multi-processor parallel computing could be given aerious practical consideration.

### 2.1.2 The Need for High Performance Computers

There are numeroua tank which can be unefully handled by a computing machine but which are extremely computationally intenaive and often require the entire computing power of a high apeed von Neumann machine in order that the tank can be completed in a reasanable time. Such taska include various simulation problems, and task related to engineering deaign such an circuit placement and routing, and complex acientific and mathematical calculations (Hillia, 1986). Other tanke often cannot be carried out at the required rate even with an entire aingle procesaor machine. Theae include proceang electrical signala in real time (Signal Processing) auch as in radar, procesaing imagea, (for example the reconstruction of medical ultra aonic acanner aignala), pattern recognition etc. It ia takiauch an these which require special attention and the solution has been to introduce paralleliam into computing. (Hockney and Jesshope, 1981).

## 2.1.s Changing Attitudes to Computer Deaign

The need for a fundamental change in the design of apecial purpoae computers away from easentially $e$ erial, von Neumann machines towarda machines employing some form of parallelism is also neceasitated by the same technology which makes paralleliam a practical poasibility. Since 1950, the apeed of the componenta used in the construction of computers has increased by a factor of about 1000 , from $1 \mu$, to less than 1 na . Furthermore, the number of tranaintora per chip han approximately doubled every two yeara aince the firit integrated circuit was developed (Nomura 1985). This has been achieved by a combination of both the technological progresaion from valves to ailicon tranaiators as deacribed above, and of improved proceating methods which have allowed devices of ever decreasing geometriea to be reliably fabricated. Currently, devicen at about the $1 \mu \mathrm{~m}$ to $2 \mu \mathrm{~m}$ gate length level are in commercial production with sub-micron devices having been aucesafully demonatrated at the reaearch level. As geometriea are acaled down further,
it will obviously be poasible to integrate even more componenta onto a siven area of ailicon. However, a new problem rears its head in that although the propagation delay of devicea decrearea linearly (to firat order) with reducing geometries, the delay amociated with the interconnecting tracka remaina approximately conatant. It followa that ayatem clock ratea will become more and more dominated by the track delaya a devicea become amaller. Aa a reault, it will be difficult to achieve aipnificant increasea in ayatem throughput aimply by producing devicen with amaller geometriea. Thia technological barrier to increased speed hat been an important factor in the rapidly increasing intereat in parallel processing. (Meind 1985)

### 2.2 The Introduction of Parallelism

The earlieat known reference to parallellam in a computing machine is thought to have been in 1842, by L F Menabrea (Kuck 1977), who referred to a machine capable of computing producte of pairs of 20 digit numbers when used for repetitive tala like the generation of numerical tablea. Menabrea auggents that the computing machine could be arranged to provide several reaulta aimultaneously. Parallelism today means much more than junt producing several independent reaulta simultaneously of courne, it includea the concept of partitioning a large problem into amaller aub-problema which although may be largely independent of each other muat nevertheleas cooperate to produce a combined output result. For thia ream both the hardware and the algorithm ahould ideally be conaidered together and the procesa is aptly deacribed by the term Algorithmic Engineering.

The tranaition from serialiam to parallelism in computing has taken many decadea to reach ita current poaition even though atructurea for parallel machines had been proposed in the 1950s. The delay of about 30 yeara before any aeriou commercial machinea appeared in largely due ta limitations in technology which made arrays of procemari very difficult and contly to implement. Until about the mid 1970' only architecturea based on aingle
atream of inatructiona and data had achieved any commercial auccess, notably the CRAY-1 in 1976. Of the many theoriea and atructurea bated on multi-computer architecturea proposed around 1950, the work of von Neumann was probably the most notable. Von Neumann carried out a theoretical atudy which showed that a 2-dimenaional array of computing elementa with 29 atatea could perform all operations becauat it could simulate the behaviour of a Turing machine (von Neumann, 1086). Unger (1958) proponed practical atructurea based on von Neumann'a work. This early work on arrays of procensors can be considered to have been the progenitor of the SOLOMON, ILLIAC IV and ICL DAP machines which appeared in the 1970' (Hockney and Jeashope, 1981). Similarly, Holland (1959) deacribea an amembly of proceanorn each obeying their own inatruction atream - an early viaion of todaya Transputer arraya. With the arrival of LSI/VLSI in the 1080 's, omall, reliable and cheap procesmort became available and permitted array architectures to be conaidered aeriously. The firat array computer was the SOLOMON computer (Simultaneous Operation Linked Ordinal MOdular Network) and is deacribed in Slotnick et al (1982). Thin wan a two-dimenaional array of $32 \times 32$ proceasing elements each with a memory for $128 \mathbf{3 2 - b i t}$ numbers and an arithmetic unit which worked in a bit-serial manner under control of a angle inatruction atream and control unit. Although never built as deacribed in the 1962 paper, it led to the development of the ILLIAC IV, the Burrougha PEPE floating point processor array, the Goodyear Aeroapace STARAN and the ICL DAP, all arrayn of aingle-bit proceasing elements. (Hockney 1981)

### 2.2.1 Clandifation of Computer Architectures

Computer architecturea can be classifled according to their atructure (Shore 1973) or according to the relationship between inatructiona and data (Flynn 1972). Although Flynn's clanaification ia lean preciae than Shore't, it meemn to be more popular and involves four clanses as followa:

1. SISD - Single Inatruction atrean/Single Data atream. Thia in the conventional Von Neumann machine in which there is one atream of intructions executed by a aingle procemar operating on a single atream of data. It ia poasible to imagine an SISD machine with more than one procesmor, but it is clear that auch a machine doen not provide any more computing power than the single procemor version!
2. SIMD - Single Inatruction atream/Multiple Data atream. Thia classification impliea paralleliam since it deacribea computers in which the same inatruction is executed on aeveral atreams of data simultaneourly. Vector machines auch at the CRAY-1 are included in this category an well an procesaor arrayn auch an ILLIAC IV, ICL DAP and the Connection Machine from the Thinking Machinea Corporation.
3. MISD - Multiple Inatruction atream/Single Data ntream. Thin claas is easentially void aince it implies that several instructiona are being executed on a single data item simultaneously.
4. MIMD - Multiple Inatruction atream/Multiple Data atream. Thin clas implies paralleliam and the ability of the machine to aimultaneously execute neveral different inatructiona on different data. An example of a MIMD machine ia an array of tranaputers (Inmoa, 1984) each of which can potentially contain a different program. The PASM machine (Siegel et 1 l, 1981) can alao be considered in thia category. PASM is easentially a SIMD array but is partitionable, with each partiton being controlled independently. It therefore has SIMD/MIMD capability.

Of the above categoriea it ta the SIMD and MIMD architecturea, both involvine multiple processing elemente (generally arraya) which are of intereat in thia themia. In particular we are intereated in two dimensional arraya of interconnected proceasing elements.

### 2.2.2 Pipelined Parallel Architectures

The programmable computer architecture ia not the only application area for paralleliam. There are many functiona in the field of aignal and image processing which benefit from both paralleliam and pipelining of operationa but where each processor performa a fixed task. A particularly Important dedicated architecture of this type is the syatolic array which was propoaed by Kung (1980).

## Systolic Arraye

A aystolic array in an array of identical proceasing elementa each of which communicatem only with ita nearest neighboura with all auch communication taking place via latchea. The latchea are all clocked in aynchroniam. The function of the array in determined by the function of the proceasora and the way in which data atreams are arranged to flow through the array. Syatolic arrays have many important propertiea including total phyaical and electrical regularity, a high degree of paralleliam through the use of many processors and high throughput ratea due to inherent pipelining. The paralleliam and pipelined nature of aystolic arraya maken them ideal for use in aignal proceasing applications where high throughput rates are eatential to cope with real time data, but where the latency due to pipelining is not a aerious problem.

Probably the beat known ayatolic array is that proposed by Kung (10a0), for the multiplication of banded matrices. Thiv conainth of a diamond shaped array of hexagonally interconnected processora each of which performs a multiply-accumulate function es illuntrated in figure 2.1. Briefly the operation of the circuit in an followa. Data words enter the cella amown and are multiplied together within the cell. The product in added to an incoming sum and the combined reault pasaed out northwards. Each proceasing element therefore computea part of the final reault and by the time a reault emerges from the top of the array it has been fully formed.


Figure 2.1: Systolic Matrix $\times$ Matrix Multiplier after Kung (1980).

## Bit-level Syatolic Array:

Many of the ayotolic arraya proposed by Kung and othera involved cella which performed a multiply-accumulate function. McCanny and McWhirter (1081) recognined that the multiply-accumulate function italf pomaessed inherent parallelinm and ahowed how a ayatolic multiplier could be conatructed in which each cell operates at the bit level. Thit was a significant atep forward for both aignal procesaing and VLSI design. For signal procesaing it meant that pipelining had been introduced at the bit level and that syatema based on such arraya would have a very high throughput. For VLSI the implicationa are aeveral. Firatly, because large numbera of bit-level cella can be integrated onto a aingle chip, entire functional blocke, for example multipliera, correlatora and convolvers (Urquhart and Woad 1884, Evana et al 1983) can be implemented an aingle chip syatolic ayntema. Secondly, aince all celle in a syatolic array have only neareat neighbour connectiona, the communication problems within the chip are simplified by avoiding the need to broadeast data. Furthermore, aince all cells are physically and electrically identical, arrays can be acaled easily and ao syatolic arraye of arbitrary aise can be deaigned without the need to worry about timing problems.

## Wavefront Array:

As we have aeen, a aybolic array involvea data atreame which move acroas the array in a completely aynchronous fashion. The correct timing of the interactiona between individual data elementa in ensured by having each cell in the array controlled by the aame clock. The syatolic approach has advantages in terms of simple control and predetermined array timing, but does not necessarily reault in a ayatem with the higheat poasible performance. This in evident from the fact that the clock period must be sufficiently long to allow the sloweat cell to complete ith calculation. However, some cells may have completed their calculation well before the end of the clock period and could in principle atert anew calculation without waiting for the next clock
period to atart. Such cella are therefore easentially held back to keep them in synchraniam with the aloweat cella.

The wavefront array concept (Kung and Gal-Ezer, 1982) attempta to extract the fulleat poanible performance from a aytem. Inatead of using a slobal clock to aynchronise communicationa between cella, an aynchronous handahaking mechaniam between cella is uaed. The handshaking procedure allows a cell to proceed with a calculation as soon as it has passed on the previoun results to another cell and received the neceaary inputa. This means that the data atreame traveraing the array will not have linear wavefronts, but will have regiona where parts of the wavefront have become more advanced than the reat. In an array in which the cell computation time in a function of input data rather than spatial position, the average effect ahould be a net increase in ayatem throughput.

### 2.3 The Need for Fault Tolerance

There are three main reanona why deaigners are intereated in fault tolerance:

- To completely mank out the effect of fault occurring in wervice in safety-critical applications,
- To enable fant repair of faulty ayntema by manual initiation of a fault tolerant acheme,
- To enable fabrication faulta in monolithic devices to be circumvented so that device yielda can be increased and ultra large circuits can be built.


### 2.3.1 Reliability Improvement

The application of fault tolerant techniques to the above problems has evolved over many yeara because of the particular need at the time. The earlieat need wan for an improvement in the reliability of computers and is as old as the firat computera, which were inherently unreliable due to the valvea and relaya
used in their conatruction. The move to aolid atate device brought with it a dramatic improvement in reliability, which together with improved conatruction techniquea auch as printed circuit boards, largely alleviated the problem for sll except the moat complex aystema.

Aa more and more complex ayatems continued to be built, much greater emphasia had to be placed on reliability, for example in the US apace program of the early 1960 (Avirienis, 1976). An additional motivation was that increaning amounte of electronic circuitry were finding their way into other safety critical applications auch an the control of aircraft and large factories. Human life depended on the correct operation of theae circuita and much effort went into the atudy of techniques which could increase the probability of correct circuit operation over apecifled time intervala. (Siewiorek and Swarz, 1982).

In more recent times, the move towards parallel proceasing has enabled more complex machinea to be deaigned and built. Even with highly reliable componenta which have aurvived the burn-in procedure, in-sarvice failure can be a aerious problem. However, although the hardware complexity which can readily be achieved in parallel processing zyatems bringe with it problems of potential unreliability, the nature of parallel procesaing architecturea also holds the key to their solution. The key lien in the regular structure of parallel processing machinea, which are ideally auited to the inclusion of apare or redundant elements which can then be used to take the place of any which become faulty during operation. It in thia feature which has led to much reaearch on techniques for configuring processor arraya.

### 2.4 Wafer Scale Integration

The regular nature of proceasor arraym and the relative ense with which fault tolerance can be introduced into them has stimulated interet in whole wafer integrated circuith, or Wafer Scale Integration (WSI). Such circuita represent the ultimate goal of integrated circuit designern. However, wafer ecale circuila
are impoasible to fabricate aucceasfully without some form of fault tolerance aince the probability of at least one defect being preaent in the circuit ia almont unity. In WSI the idea ia to fully utiliae the available silicon area on the wafer to fabricate a single monolithic device. In the case of a regular array of proceasing elemente this avoids dicing the wafer into separate chips, teating, packaging and reassembling into an array aimilar in topology to the way the procesaora were arranged on the original wafer.

WSI is expected to be capable of providing higher performance ayatema due to the close proximity of the procesaing elements and the fact that it is not necesaary for the elementa to communicate via the high capacitance world which existi outside the monolithic silicon. The advantages of reductions in size, weight and power follow in a straightforward manner. However, unlike conventional sytums which are constructed using selected components which have been found fully functional after thorough testing, WSI circuits have a fixed set of processing elements. Because the yield of the processing elementa on the wafer is far from $100 \%$, the ability of WSI circuita to tolerate fabrication defects in ensential.

Faults in the elements on the wafer can be caused in many ways, but perhaps the moat common are short and open circuita in the wiring, pinholes in the oxides, and dust particles affecting the etching processes. The larger the elements on the wafer, the greater the probability that any one of them will contain a fault. Extending this concept to a circuit covering moat of the aurface of a wafer, it becomen eany to aee that a WSI circuit would never be fully functional without some in-built fault tolerance.

### 2.5 Types of Fault Tolerance

It must be atated at the outset that an easential requirement of any approach to fault tolerance ia the inclution of some form of redundancy. This can be in the form of either time or hardware.

### 2.6.1 Time Redundancy

Time redundancy impliea that all the circuitry in the fault tolerant ayntem is neceasary if the system in to operate at ita rated maximum apeed, but that failuren of individual elements of the syatem do not cause failure of the entire ayatem even though the failed elementa are not replaced. The ayatem deaign ia auch that the remaining functional parta of the syatem perform the tasks which would normally have been carried out by the faulty elementa. Since the total amount of hardware in the aystem is fixed, the apeed of operation of the ayatem is reduced. An analogy is a factory employing men to perform individual tanks which when combined reault in the generation of a product. The full complement of staff is fixed and when all preaent the factory achievea ita maximum product output rate. However, when one or more of the men in ill or on holiday (ie faulty), the product output of the factory will drop but probably not fall to sero since the tasks of the missing men will be shared by those present. The main problem of implementing time redundancy in hardware is deaigning an efficient algorithm for sharing the taska among processors; one technique is presented by Sami (1984).

### 2.5.2 Hardware Redundancy

Unlike time redundancy, hardware redundancy allows the system to operate at ita rated apeed even when faulta (up to some maximum number) are present in the ayatem. Perhaps the most obvious form of hardware redundancy ia the use of extra hardware elements and the incluaion of some arrangement for replacing a faulty part of the circuit with a apare. In other worda to completely remove the faulty element from the circuitry being used. Techniques of this type are dincusaed in detail in Chapter 4 and will therefore not be puraued here.


Figure 2.2: Typical arrangement for algorithmic fault-tolerance.

### 2.5.3 Algorithmic Fault Tolerance

It ia also poasible to deaign aystema with hardware redundancy which have the redundancy built into the algorithm. A typical arrangement is illustrated in figure 2.2. In these syaterns, all of the hardware is used all of the time with redundant calculations taking place in the redundant hardware. Instead of inhibiting any faulty elementa from taking part in the computation proceas by awitching them out of the aytem, they are allowed to remain in place and generate faulty outputa. Data signals are encoded before entering the ayatem and any faulty signala generated within the aystem propagate to the outputs. Here they are detected and corrected in a decoding procena. This approach in called Algorithmic Fault Tolerance since faults which occur during the execution of the algorithm can be tolerated. The main advantage of algorithm fault tolerance is that it ia able to cope with intermittent as well as permanent failure, completely masking the effect of the fault from the output without any losa of information. In a well deaigned aystem of this type the user need not be aware that a fault had occurred

Sybtems based on algorithmic fault tolerance include transmission ayatema using error correcting codes, where each data word to be transmitted is encoded with a number of check bita. The check bitw are aubequently used by a decoding eircuit to correct errora in the received data word. A good treatment of tranemianion codea is given in Mac Williama and Sloane (1977). Error correcting codea have also been used in memory chips to detect
and correct both fabrication and in-aervice soft errors. (Cliff 1974). Other techniques are based on $A N$ codes which involve pre-multiplying operands by a constant value $A$ and checking that the renult is a multiple of $A$. AN codea are uneful for detecting errora which have occurred in arithmetic operationa like addition and multiplication. A diacuasion of theae and other coding lechniquea ia preaented by Wakerley (197a).

### 2.6 Scope of the Project

In thia project we addreas the problem of applying hardware fault tolerance to 2-dimenaional arraya of identical procentora with neareat neighbour interconnections aince auch circuita are becoming increasingly important in many areas of signal and data proceating. We will focua our attention on techniquea auitable for use in the fabrication of large area integrated circuite since thia is probably the most difficult problem of fault tolerance. However, the techniques can alao be used in other applications.

In chapter 3 we further motivate the work by inveatigating the distributiona of faultes which occur in processed silicon wafera. Then in chapter 4 we review the state of the art in hardware fault tolerance techniques with examplea of application to both linear and 2-dimensional arraya. As we ahall see, the work in particularly relevant to parallel proceaning, and due to the regularity of the array uned in this field, efficient fault tolerant achemes can be developed.

## Chapter 3

## Fault Distributions in Integrated Circuits

### 3.1 Introduction

In chapter 2 we deacribed the increaning move towards parallel circuit architectures, wuch as arraya of proceaning elementa, for high performance computation. Typically, a single proceasing element might be integrated onto a chip and the chips then interconnected in the form of an array as required. The regularity of procesaor arraya naturally leads one to conaider the ponsibility of integrating the entire array onto one large chip so that the taks of dicing, packaging, re-testing, and anembling of the individual proceasors into the required array are eliminated. Thia approach in termed large area integration or more commonly wafer teale integration (WSI).

One of the problems of WSI is that the large area of the circuit meana that the probability of at least one fault-cauming defect being preaent in the circuit is almost unity, and the yield of the circuit will be sero. Ae we ahall see in chaptera 4 and 5 , it la poasible to incorporate redundant circuit elementa so that faulty elements can be replaced. However, the effectivenema of redundancy depends atrongly on the fault diatribution (Mangir 1984). For thia reason it is important to have an understanding of the diatribution of the faults to be tolerated before attempting to incorporate redundancy Into the circuit. In thia chapter we diacuan the main fault-producing mechaniams

FAULT STATISTICS


Figure 3.1: The main Classes of integrated Circuit Defect.
which occur in ailicon integrated circuits and conaider how they are diatributed over the wafer. We then investigate the problem of modelling theae distributions mathematically and present some of the modela moat commonly uaed in the literature. Finally we draw conclusion about the approach to fault tolerance which would be beat auited to overcoming faulta in a large integrated circuit.

### 3.2 Types of Defect in Integrated Circuits

Defects are preaent in wafera produced by any aemiconductor process line. Theae defecte can occur due to a variety of different causea and may be clasaified into three main groups according to Peltzer (1983), an shown in figure 3.1. The diagram in for a typical aemiconductor wafer and showa the frequency of occurrence of each of the three defect typea a function of defect area. On the right hand aide of the fiare, we aee that large area, or grose defects occur much less than once per wafer. These defecta tend
to affect large portiona of the wafer or even the entire wafer and render it unuabble. Groas defecta can be caused by breakages, miased proceasing atepa, poor meak alignment, or incorrect procesaing, which could reault in shifted device parametern. Many of thene causea of defect can be detected during the processing, and further processing of the wafer can thua be avoided. Hovever, wafers with thifted device parametera may not be detected until after the processing otages have been completed.

At the other end of the scale of defect aizes are the random or point defecta. A preciae definition of when a defect is a point defect is difficult to provide, but defecte which affect the operation of a single or amall number of primitive devices auch an tranaiatora might typically be dencribed an point defecta. Thim means that defects with areas leas that approximately $100 \mu \mathrm{~m}^{\prime}$ would be conaidered to be point defecta and occur in relatively large numbera, perhaps aeveral hundred or so on a inch wafer. Typical average defect densitien for current processes are in the region of 2 to 5 defecta per aquare centimetre (Chen et al, 1988). Point defects can be caused by a multitude of different mechaniams inciuding duat particlea, contaminated chemicals and pinholes in oxidea, and will be diacuased in more detail in the next rection.

The clase of intermediate-aized defecta liea between the groas and point defecta and includes defecta due to residuea remaining from photolithographic processes, small scratches, etc. They are largely auperficial but nevertheless can neverely detract from the overall chip yield if not properly controlled. Intermediatesized defecta occur typically an a reault of poor handling and poor proceas cleanliness.

Stapper et al (1983) give the proportion of failures due to grona and random defect an shown in figure 3.2. Aa can be seen, typically over $80 \%$ of losaen are caused by random defecta.

Of the above categoriea it is the class of random or point defects which will concern us in the remainder of this chapter as it in the largest cause of yield losa in large area integrated circuita. In particular we will be intereated in the distribution of the point defecta over the surface of the wafer and how

* LOSSES


Figure 3.2: Typical Typea and Proportion of Integrated Circuit Defect.
thi influencea the yield of chips on the wafer.

### 3.3 Random Point Defects

### 3.3.1 Causes of Point Defecte

The Reliability Analysis Centre (RAC) in Rome collecta data on all aspects of failure of many devicea and syntemm. In table 3.1 we reproduce data collected by the RAC on LSI integrated circuit failurea which occurred during initial testing after manufacture. This and other tablea can be found in Siewiorek and Swart (1982). The table shown that there are many typea of point defect and that there ia conaiderable variation between bipolar and MOS technologies. Aa one might expect, MOS circuits, being easentially aurface devices, are more suaceptible to defects in oxides and diffusiona than are bipolar cireuits.

The defects shown in table 3.1 are caused by imperfectiona in the proceasing, including the initial fabrication of the silicon wafer iteelf. They arise during procesaing due to random fluctuationa in the conditiona of the pro-

| Failure Type | \% Bipolar Failurea | \% MOS Failurea |
| :--- | :---: | :---: |
| Surface | 29 | $\mathbf{4 5}$ |
| Oxide Defecta | 14 | 25 |
| Diffusion Defecta | 1 | 10 |
| Metalliantion Defecta | 21 | 1 |
| Interconnection Defecta | 29 | 4 |
| Input Circult Defect | 1 | 8 |
| Bond Defect | 5 | 7 |

Table 3.1: Typea of Integrated Circuit Defect.
ceasing equipment and chemicala, and include fluctuationa in grain size of metalliation, resistivitiea of polyailicon regions, amall bubblea in solutions and resiats (Lawaon, 1968), quality of contact regions, atep coverage of metalliastion and contamination. Theae fluctuations are very difficult to control because they occur at much a microacopic level. Defects in the initial wafer preparation can include chemical incluajona and cryatal imperfectiona which act as recombination or generation centres and can cause degraded device performance. (Mangir, 1984).

## Size Diatribution of Point Defecta

Point defecta occur in a range of mizes. A typical size diatribution is shown in figure 3.3. This data han been 菅保hered by Stapper et al (1983) and ahows that the average defect aize for thin particular procean ia about $3.2 \mu \mathrm{~m}$, but that the mont frequently occurring defect aize in between 1.5 and $2.0 \mu \mathrm{~m}$. As one might expect, the meanured frequency of the diatribution decreasea as the defect size increases. However, it also reduces for defect aizes below about $1.5 \mu \mathrm{~m}$. This in due to the reaolution limit of the photolithographic equipment; amall defecta on the manks are not sufficiently reaolved to cause real defects to appear (Siapper et al, 1983).


Figure 3.s: Typical Size Diatribution of Integrated Circuit Random Point Defect.

## Probability of a Defect Causing Fault

The preaence of a defect in an integrated circuit does not necessarily mean that it will cause a fault in that cireuit. There are many areas within the circuit which are entirely blank (ie contain no componente or interconnectiona) and thene will be unaffected by the preance of a defect. In some casea defects occurring on componente, eapecially interconnect, will be amaller than that component and may not cause a fault. An example of thia ia amall hole in a much wider metal track. The track will atill operate in the preance of the defect. The problem of whether the circuit will experience reliability problems when in aervice due to electromigration in the region of higher current denaity around the hole in the track will not be considered here.

## PROBABILITY OF A DEFECT

CAUSING A FAILURE


Figure 3.4: Typical Probability-of-Failure Curve for Random Point Defecta.
It in possible to generate a curve of probability of failure an a function of defect aize by uling a defect monitor. A defect monitor ia aimply a special chip designed so that the number and effect of defecta occurring on the chip can be readily and accurately measured. A typical probability-of-failure curve in shown in figure 3.4. As can be meen, very amall defecta typically cause no faulta at all and have a zero probability-of-failure, while large defects alwaya caune faults and have a value of unity.

### 3.3.2 Clustering of Point Defects

From the earlieat dayn of analyaing integrated circuit yield it was clear that the diatribution of point defecta was not entirely random over the aurface of the wafer, and that defects tended to cluater together (Murphy, 1984). This tendency ham been investigated by integrated circuit manufacturera who have employed inspectors to monitor the progreas of wafers through the proceas line and count the number of particle defects on the wafer aurface at each atage. Thia ia done by ahining a bright light obliquely acroan the wafer aurface. The particles on the aurface acatter the light and can thus be counted.


Figure 3.5: Typical Wafer Defect Mapa showing Tendency to Cluater.

The wafera shown in figure 3.5 thow reanlta from a rather 'dirty' proceas line but clearly indicate the cluatering tendency of the particlea (Stapper, 1983). Stapper auggeata that the cluntera are caused by aggregates of particles which have collected in the manufacturing machinery and have been ahaken loose by vibrations, preasures changea or gas flow changea. It is thought that these groups of particlea will form clouds in genem and liquids used in the process line. Where the elouda reach the wafer aurface, particlen will be cluatered.

Stapper also reports that edge clustering can occur while wafers are being held in 'boats', the carriers used to aupport wafers during procesaing. While in theae boata, wafers can become contaminated from one aide only and ao will have more defecta on the exposed edge than on the other parta of the periphery. Edge clustering ham also been detected by Gupta and Lathrop (1972).

Cluatering of defects ia important in integrated circuite aince it leads to higher chip yielda than would be expected with purely random defect diatributiona. Thi is because the regions of clustered defecta leave other regions relatively free of defecta and theae regiona have a correapondingly
higher chip yield.

### 3.3.3 Radial Variations in Polnt Defect Diatributions

It hat been reported by aeveral authora that the diatribution of point defects on a wafer in dependent on the diatance of the obaerved resion from the centre of the wafer (Yanagawa 1972, Perlof et al 1981, Ferria-Prabhu et al 1987). The variationa have been analyaed by meanuring the yield of devicea across many wafers and plotting a wafer map containing the average yield obtained at each chip aite. Their realta are shown in figure $\mathbf{3 . 6}$ and it can be seen that all curvea show diatinct reductions in yield towards the edse of the wafer. It is also clear that a slight reduction in yield is experienced at the centre of the wafer. Explanations for these yield reductiona have been proponed an follown. Perloff believer that the reduction in yield towards the edge of the wafer in primarily due to material defecta, image diatortion and mank resistration problema. The yield reduction at the centre of the wafer has been asaciated with variations in thickneas of the reaiat layers occurring during procesaing. During reaist application, the wafer in firat placed on a chuck and rotated at high speed. Liquid reaist ia then poured onto the centre of the wafer and the exceat is apun off by the action of the rotational forcea leaving a fairly uniform layer thickness over mont of the wafer. However, the rotational force acting on the reaint variea as function of distance from the centre of the waler, being clone to zero at the centre. This reaulta in a alightly thicker reaint layer being present towards the centre of the wafer. Thicker reaiat layera will contain on average more defect due to their larger volume per unit area. In addition, in contact procesaem, where the photolithotephic mask in placed in close contact with the wafer aurface during expoare, more damage in likely to be caused to the wafer aurface in areas of thicker reaint.


Figure 3.6: Variation of Chip yield and Defect Denaity with Radial Pootion on the Wafer. (a) Yanagawa (1972), (b) Ferria-Prabhu (1987), (c) Perloff et - (1981) .

### 3.4 Modelling Integrated Circuit Yield

Ever since the development of the firat integrated circuit, chip manufacturern have been intereated in being able to model the procen yield mathematically. Their interest in yield modela in not merely academic but important for three main reanona:

1. Procens control. Memurements from tent chipa included on the wafera paasing through the process lines are stored in a databace and used to evaluate the componenta of the yield model. Theae components
are plotied as a function of time and frequently reviewed and nerve an an early warning of problema in the line. The problema can be rectified before serious yield lonaes occur.
2. Product acaling. When a product in being manufactured on a procesa line, it is possible to eatimate the yield of another product if it were to be processed on the same line.
3. Product planning. When new producta are being planned, yield modela can asaist in aetting rargeta for future production.

In this thesis our intereat in yield modela in different. We require aknowledge of the relationship between chip yield and chip area ao that a aennible choice of module area can be selected for use in a fault tolerant, large area integrated eircuit. If too large a module area ia chosen, inaufficient functional modulea will be available for configuration into the functional array. On the other hand, a choice of too small a chip area will rewult in a larger overhead of configuring circuitry per module.

Modelling integrated circuit yield ia not a trivial task for two main reanona a followa.

1. Manufacturers are reluctant to divuige information about the yield of chips fabricated on their process lines because they believe that this would adveraely affect their poaition in the highly competitive integrated circuit market. This means that moat manufecturera have independently developed their own modeln for their processes. This reaulta in many modela with few common linka.
2. To be accurate, a yield model must take account of the vast variationa between wafers, batches and procena linea an well an variationa with time and with operator. This can result in very complex modela containing many variablea, some of which ean be very difficult to determine.

As a reault there are almost as many different yield modela as there are researchera working in the area. Another problem aeema to be that the
development of mome modele hea been baned on a very amall nample of data and are not eenerally of use. It is a balance between model complexity and ease of use which ia required.

Mathematical yield models have been proponed by many reaearchera. Price ( 1970 ) maintained that integrated circuit defecte mould follow HomeEinatein atatistica, while Gupta and Lathrop (1972) and Murphy (1971) thought that Maxwell-Boltzmann atatiatica ahould be ured. Stapper (1983), on the other hand, inveatigatea the use of generalised negative binomial atatiatica and showa that they are applicable to a wide range of chip sizea.

In the following aubsections we present the mimpleat and moat intuitive model besed on Poismon atatiatica, a modified version of the Poisson model and finally a model which has gained wide acceptance, the generalized negative binomial model.

### 3.4.1 Pojason Distribution

The Poiason diatribution in the simpleat model of integrated circuit yield. It asaumes that defecta occur independently of each other at random poaitions acrosa the wafer. The seneral form of the Poiason diatribution applied to integrated circuita in

$$
\begin{equation*}
P(X=k)=\frac{e^{-\lambda} \lambda^{k}}{k!} \tag{3.1}
\end{equation*}
$$

where $P(X=k)$ is the probability that $k$ defecta will occur per chip, and $\lambda$ ia the average number of faulte per chip. The yield of the chipm clearly occura when $k=0$, and in therefore given by

$$
\begin{equation*}
Y=P(X=0)=e^{-\lambda} \tag{3.2}
\end{equation*}
$$

$\lambda$ is often written an

$$
\begin{equation*}
\lambda=A D \tag{3.3}
\end{equation*}
$$

where $A$ is the chip area and $D$ in the average number of defecta per unit area. The Poisson yield is illuntrated graphically an function of chip area in figure $\mathbf{3 . 7}$ for verioun value of $\boldsymbol{D}$.


Figure 3.7: Chip Yield an a Function of Area asiven by the Poisson Model.

It has been known for many yeara that the Poisson model ia too simplistic to accurately represent the defect diatributiona found in integrated circuita. Stapper (1986) hea shown this quite clearly uing data from memory chipa. Figure 3.8 ahows the measured diatribution of aingle-bit failurea compiled from 450 memory chipa fabricated on modern procesa line. From the data, the average number of defecta per chip is 28.6, while the percentage of chipa with no faulte, ie the yield, in $27.5 \%$. Uaing the value of 28.6 for $\lambda$ in equation 3.2 , we obtain a yield of $e^{-28}$ or $3.8 \times 10^{-11} \%$; eacentially zero! The diacrepancy between the measured and calculated valuea for chip yield showa that the Poinaon model does not repreaent the data.

It is clear from the data in the above illuatration that the deviation from Poiamon atatiatica ia due to the clumtering of defectin. Cluatering resulta in non-uniform defect denaities with higher concentrationa of defecta in localised areas. Thia givea riae to other arean with relatively low defect denalites, with


Figure 3.8: Typical Dintribution of the number of Faulta per Chip. (Average over 450 chipa).
higher chip yields. For this reanon clustering iactually beneficial in terms of increasing yield.

### 3.4.2 Compound Poiseon Statiatics

Compound Poiason atatiatica attempt to improve the basic Poisson model by making the average number of defecta per chip a random variable. This enablea the density of defects to vary over the aurface of the waler in a random manner. The wafer can be conaidered to be divided into a number of independent regions each having a random fault diatribution, but each containing differing average numbera of faulta. Each region is given an index number, $s$, and within each region, the Poiason diatribution ia anumed to be valid with an average number of defecta equal to $\lambda_{1}$. Anaociated with each region, is a probability diatribution, $P_{1}$. The compound Poiason diatribution is then given by

$$
\begin{equation*}
P(X=k)=\sum_{i=1}^{\infty} P_{i} e^{-\lambda_{i}}\left(\lambda_{i}\right)^{k} / k l \tag{3.4}
\end{equation*}
$$

realting in

$$
\begin{equation*}
Y=P(X=0)=\sum_{i=1}^{\infty} P_{i} e^{-\lambda_{i}} \tag{3.8}
\end{equation*}
$$

The form of $P_{1}$ in completely general and dependa entirely on the nature of the fault diatributiona observed in manufactured chipa. The problem arinea in determining $P_{\text {f }}$ since both the form and the parametera of the diatribution muat be matched to the proceta data.

### 3.4.3 Generalised Negative Binomial Statistice

Moore (1070) suggeated the une of negative binomial atatiatica for modelling integrated circuit yield in the form

$$
\begin{equation*}
Y=Y_{0}(1+A D / a)^{-a}, a>0 \tag{3.6}
\end{equation*}
$$

where $Y_{0}$ in a groas particle yield and $a$ is a constant cluater parameter. Low values of $\alpha$ are associated with severe clustering, while as $a \rightarrow \infty$, the model approaches the random defect distribution of Poiason atatiatica. For real wafers, a ia typically in the range 0.5 to 4 (Ketchen, 1985). The yield model in illuatrated in figure 3.9 as a function of chip area for varioun valuea of a. The valuer of $Y_{0,} D$ and $\alpha$ must be determined from measurementa made on waferi taken from the proceas line to be modelled.

Data of yield veraus chip area can be determined for a procean by a method using chip multiples which operates as follows. Wafers containing a large number of identical chips are procesaed on the production line to be modelled. Each chip in then teated and a map produced of the position of functional chipa. From this the yield of the chipa on each wafer can be calculated from $N_{f} / N_{1}$, where $N_{f}$ and $N_{1}$ are the number of functional chipa and the total number of chips on the wafer reapectively. The yield from the wafers can then be combined to give an average chip yield. The next atep in to place a grid over each wafer in which each rectangle of the grid aurrounds exactly two chipa. The yield of the double-area chip can then be eatimated by counting the number of rectangles in which both chipa are functional.


Figure 3.9: Chip yield at a function of chip area as given by the Generalised Negative Binomial Model.

This process can be repeated for larger chip multiples to produce a aet of yield data for different chip aizes. The data can then be used to eatimate the valuea of $Y_{0}, D$ and a for the model by, for example, a non-linear least squares fitting procedure.

Stapper (1988) han uned thin procedure and shows that the model is repreaentative over a chip area range of 1 to 36 , the wideat range ever publiahed for which a single yield model is applicable. The model has also been found to give a good fit to data by aeveral other reaearchera including Turley et al (1974) and Paz and Lawaon (1977).

### 3.5 Implications for Fault Tolerant Techniques

In thia chapter we have deacribed the causen and effecte of defecta in integrated circuits and have preaented some models which have been propoaed
for entimatine yield. Unfortunetely, it in ineviteble that much of what han been deacribed has been general in nature due to the lack of real data available in the literature. To generate real data by carrying out teate on a proceas line would reprement a aeparate theain and ia therefore not appropriate in the context of this work.

However, from the point of view of fault-tolerant integrated circults, two pointe are important:

1. chip yield variea with radial poaition on the wafer, and
2. chip yield as a function of area can be determined uaing multiple chips for any given proceas. The ability of yield modela to predict yielda outnide the range of available date in lesa important.

Furthermore, the wafer defect maps ahown in figure 3.5 indicated that large areas of a wafer can often have a high density of defecta. Thim makes the task of deaigning wafer acale circuita a difficult one aince the cluatera of faulty elementa realting from the defects neriously limit the ability to configure a functional circuit. For this reason, it seems likely that truly full wafer circuite will be limited to linear arraya and memory, for example, aince auch applicationa have few topological conatraints. For two-dimenaional arrays which are the aubject of this thesia, it is more likely that large chipa will be the main application, wince theae can make good une of the arean of lower defect denaity on the wafer.

## Chapter 4

## A Review of Hardware Fault-Tolerance for Processor Arrays

### 4.1 Introduction

In chapters 2 and 3 we have deacribed the increasing interest in large integrated circuita, poasibly up to the size of an entire wafer and have highlighted the problems of achieving this goal due to defects which inevitably occur in the silicon aubatrate or which are introduced during processing. It would be comforting to think that these defecta could one day be eliminated. However, although atandards of cleanliness during proceasing are being continually increased as a reault of moving to smaller device geometrien, it ia unlikely thet defect denaities will reduce to zero for two main reasons. Firatly, the control of defecta in a very difficult tank, secondly, the uae of reduced device geometriea means that even if some of the larger defects can be controlled, amaller defects become more aignificant

For these reasons, the ability to tolerate faults is essential if large area circuita are ever to be produced successfully. Fault tolerant techniquen will be needed not only to overcome fabrieation faulta in highly complex monolithic circuits produced in the context of Wafer Scale Integration, but also to cope

The main body of thic raview chapter in to be publiahed an a tutorial on Wafer Scale 1mtegration as part of a book in Evant (1989a).
with in-aervice fallurea so that in the event of a failure, a aytem can reaume correct operation after a short interruption, having bean reconfigured around the detected fault.

In thia chapter we claaify and then review the techniquen currently availeble for incorporating hardware fault tolerance into procensor arraya, including the awitch organiation and the method of implementing the switches. Many of the approachea which have been proposed in the scientific literature have not yet been demonatrated in real hardware. However, the detaila of come demonatration ayatema and devicea have been publiahed and these are included in the review wherever appropriate.

### 4.2 Classification of hardware fault tolerance schemes

Hardware fault tolerance techniquea can be clasified in two waya as follows:

1. according to the atratety for fault avoidance defined by the way in which the awitching elementa are organiaed,
2. according to the way in which switching elementa are implemented.

Any particular fault tolerant acheme will he member of a clasa from each category. The clanea of awitch organiantion acheme are shown in figure 4.1 while the methods of awitch implementation are shown clanaifed in figure $\mathbf{4 . 2}$.

The awitch implementation clanification ia ementially that of Katevenia and Blatt (1985) and in presented from left to right in order of increasing lateness of binding. This means that those techniques on the left hand aide of the tree are fixed at the time of manufacture or confguration and are eatentially permanent for the reat of the life of the device. Switch implementatione further to the right become fixed progreanively later in their life and have increame facilitien for re-confguration.


Figure 4.1: Clazaifation of awitching achemea for fault tolerant atrategiea in 2-dimenaional proceasor arraya.

### 4.3 Switch Organisation and Configuration Schemes

In this aection we briefly deacribe some of the approaches to configuration which fall into the clagsea shown in figure 4.1.

### 4.3.1 Nodal Fault Tolerance

The objective of Nodal fault tolerance ia to increase the yield of the individual proceaaing nodea within an array to $100 \%$ so that an acceptable overall array yield is achieved without having to conffure the connection between noden.

Figure 4.2: Classification of awich implementation methods used in fault tolerant integrated circuita.

The simpleat method for doing thie ie to une Triple Modular Redundancy, or TMR for short. TMR involven uning three processors in place of each of the original alngle proceasing nodes, together with a voting circuit. The voting circuit providea the output of the TMR node by delivering the majority verdiet of the outputa of the three procesaora, all of which execute the same function on identical data. In thia way any one of the proceanora can be faulty, but the voting circuit will atill output the correct reault. A TMR fault tolerant array is ahown in figure 4.3(a) with an individual TMR node being shown in figure 4.3(b).

The TMR acheme has the advantage that it is very aimple to implement aince no configuration of the procesaora in the array is required at all, and no testing of the proceasors in required. It also has the advantage that it can tolerate in-service faulta, both permanent and intermittent, without the user being affected or even needing to be aware that a fault exints. However, against these advantages there are some serious drawbacks. TMR aystems require a large hardware overhead aince each proceasor in now triplicated. Furthermore, the atatiatica involved in 2 -out-of-3 majority voting achemes indicate that the yield of the proceasora involved muat be quite high in order to gain any nodel yield advantage at all from using the acheme, and that even at best, the gain in yield is not dramatic. This can be seen from figure 4.4 which ahowa the processor yield and the TMR node yield. It can be seen that a proceanor yield of $\mathbf{5 0 \%}$ ia required before the node yield exceeds the procesaor yield. In addition it can be seen that the maximum gain in yield is achieved when the original proceasor yield is about 87\%, at which point the node yield has risen to $95 \%$.

The curve in figure 4.4 asoumes that the voting circuits have a perfect yield, which would not be the case in practice. The effect of faulta in the voting circuity can be reduced however by employing a voting circuit at the input to each of the triplicsted processora. This acheme in illuatrated in figure 4.5 and allows voting circuit faulta to be tolerated aince they now appear an faulte on the input of a processor and will be treated ausch by


Figure 4.3: Technique of Triple Modular Redundancy: (a) TMR array, (b) TMR node.


Figure 4.4: Nodal yield improvement achieved with TMR.
later voting circuita.
The very high hardware overhead of TMR for amall gain in yield hat prompted the atudy of other methoda of implementing nodal fault tolerance. One alternative method ia to use two processora in place of the original proceanor, as against three for TMR. The idea is then to use a awitch to relect only one of the two proceasing elements for use in the array. Thia approach requires that the user knows which of the processing elements lavaing correctly and therefore impliea that teating of the proceasing elementa must be carried out. This could be done either by external teat or by some form of self-test procedure. A technique using two proceanora per site wan aucceafully used by Grinberg et al (1984) to increase the yield of individual wafers in their 3D computer based on atacked wafers. They uned dincretionary wiring to aelect between the two PEa on the node.


Figure 4.5: Technique for tolerating voting circuit faults in TMR.

### 4.3.2 Row or Column Replacement Schemes

As we have seen, nodal fault tolerance minimisea or even eliminatea the need to conaider haw to reconfgure an array to avoid faulta and triea to aufficiently increase the yield of the noden wo that they can be connected directly into an array. Mont hardware fault tolerance techniques however, rely upon some form of alteration to the connections between procesors in order to generate a aubaet of the main array which ia fully functional. In thia way, faulty processors are completely inolated from the functional part of the array. The simpleat technique of thia type in the row-nelection or row-bypeas method.

## Row Selection

The row selection technique in widely used in memory chipa for yield enhancement (Moore, 1986), and in illustrated in fgure 4.6. There are many


Figure 4.6: Schematic of a fault tolerant memory thowing row de-selection vechnique.
ways in which the row aelection procedure can be organised and teveral of these are diacuased by Fitzgerald and Thoma (1980). The idea in to incorporate apare rowa (or columna) into the aray of memory elements and to use thene rowa to replace any rowa from the main array which are found to contain faulta. Thin technique ia very imple to implement in memory chipa because there are no agnal interconnection patha between cella, and apare rown can be selected simply by programming the decoding circuitry appropriately. The decoder is often programmed by blowing electrical fusea.

Many memory manufacturera claim that the row eelection technique is useful in the early atagea of production of a device for increaning yield and
give figurea ranging from 30 fold yield Increme in immature procenaen, reducing to 1.5 fold yield increase in a mature procena (Smith, 1981). However, NEC claim not to need fault tolerance at all; see Poas (1981), and Rogera (1082).

## Row Bypasa

In mernory chips, rowa are simply selected from thone aveilable so that sufficient cella are available for atoring information. In proceasor arraya, a aimilar technique can be applied, but in addition, the connectivity between procesiming elementa must be maintained. Thia meana that when a row containing a fault in de-selected, ita input aignals muat alao be diverted to an alternative, functional row. This can be achieved mot aimply by employing bypass circuitry around each row so that the whole row can be bypased in the event of it containing one or more faulta. All spare rowa are initially bypassed and the bypasa in removed when the row it brought into operation.

A row bypaas acheme like that deacribed above was proposed by McCanny and McWhirter (1983), who also present figurea which indicate that aignificant yield increasea can be obtained. Figure $4.7(\mathrm{~s})$ illuatratea their approach and thown how multiplexers are used for the bypana mechaniam. Figure 4.7 (b) presenta $a$ graph of eatimated yield increase which can be achieved, asaming a processing element complexity of about 10 gater. It can be aeen that chipa with a yield of around $10 \%$ without fault tolerance could yield at about $\mathbf{4 0 \%}$ if fault colerance were to be included. Similerly, chipa with an initial yield of $1 \%$ might be increased to $20 \%$. It la the latter of theae two predictions which is likely to interest chip manufacturers eince it could enable them to produce a larger device than previoualy possible and atill retain an economic yiald. This could enable the company to atay ahead of ite competitors.

Moore et al (1986) extends the basic row bypase technique by considering the effect of an imperfect multiplexer yield on the overall array yield. He proposea variou modified bypass circuits, wome involving more than one


Figure 4.7: Row bypasa acherne of McCanny and McWhirter (1983): (a) Array circuitry, (b) Eatimated yield improvement.


Figure 4.8: Hierarchical acheme of Hedlund and Snyder (1082).
multiplexer per cell, but which are thereby able to tolerate many of the faults which could occur in the bypase circuitry.

An important requirement of the bypan technique ia that the yield of the individual processing elementa ia very high so that there in only a small number of faulta in the array compared with the number of rown in the array. It is this constraint which enablea the simple method of diacarding entire rowa to be beneficially employed. If too many faulta are present in the array it is likely that many or even all of the rows will contain faulta, and no increave in yield will be achieved.

### 4.3.3 Hierarchical Fault Tolerance

Hierarchical fault tolerance techniquea have similaritiea to nodal fault tolerance. In the acheme propaned by Hedlund and Snyder (1982), illuatrated in fisure 4.8, proceasing elements are grouped into blocke of twelve out of which only four are required to work. The four working proceasore are then inter-
connected a a 2 by 2 aubarray within each block and the blocka are then interconnected to form a 2-dimenaional array. If any block in a row of blocks is unable to confgure a $\mathbf{2}$ by 2 subarray, the whole row of block it bypassed. This scheme offera two levele of hierarchy and potentially allowa a functional array to be configured from an array containing a large number of faulty devices, but aleo requiren a very large overhead of redundant processors. It should be noted that although Hedlund and Snyder have chosen to bypana a whole row of block if a aingle block in that row cannot be configured into a $2 \times 2$ subarray, it would also be poasible to use a more sophiaticated atrategy, such as one of those deacribed in the next sections, for avoiding faulty blocks. In this way an improved yield characteristic might be achieved.

### 4.3.4 Row Generation Schemes

In these fauli tolerant schemea, the idea is to generate functional rowa of proceasing elements in which each functional row is constructed by taking one functional proceasor from each column of the array. The functional rowa are then interconnected down the columna in the vertical direction to form the 2-dimensional array. Any faulty or unused processora encountered when interconnecting down a column are bypasaed. Several row generation achemes are presented in the literature by Sami and Stefanelli (1983), Moore and Mahat (1985) and Bentley and Jeashope (1986). The achemes of Moore and Mahat are reproduced in figure 4.9 together with two columns of processors which have been configured by the techniquen.

Scherne $A$ is the simplest and operater an follows. Cell 2 can be connected to any one of cella 4,5 or 6 . If cell 2 is to be connected to cell 5 , awitchea $F$ and $G$ are opened, and $E$ and $H$ are closed. similarly, a connection between cells 2 and 4 requires that awitches $F, E, D$ and $C$ be open and $H, G, A$ and $B$ be closed. One of the drawhacks of this simple acheme in that when a connection involving the use of the row-ahift line in made, two other celle immedialely become unuamble, and one of these could be functional. To overcome this, acheme $\mathbf{B}$ employa extra awitchem and communication wiring to enable all

(a)
(c)

Figure 4.9: Row-oriented configuration acheme of Moore and Mahat (1985); (a) Scheme A, (b) Scheme B, (c) Scheme C.
cells to use the raw-ahift line aimultaneously.
Scheme $\mathbf{C}$ is more sophinticated and allowa double row ahifts. Thia provides the celle with a greater degree of connectivity which offern increased flexibility to avoid faulte.

The echeme of Sami and Stafanalli (1983) in aimilar to that of Moore and Mahat but allowa an many row aift ae necemany. It therefore has aperior performance but due to the high overhead in only suitable for array with a amall number of apare rowe.

### 4.3.5 Global Organiation

Schemes clasnified under the heading of global organiaation offer a much greater flexiblity an to how the cella are interconnected than other approaches. The mont general acheme ia probably that proposed by Katevenis and Blatt ( 1985 ) which in reproduced in figure $\mathbf{4 . 1 0}$.

The idea of global orgeniation is to provide the array with buee which run the entire length of the array between both the rowa and columns. Switching nodes are inserted at the intersectiona of the bueed to that connections can be selectively made between reparate busea, and between busea and processing elementa. In principle the global nature of the acheme meana that a processor anywhere in the array could be connected to any other procemar. This would provide an excellent ability for avoiding faule, but could lead to timing problems due to extra tranmmisaion dalay being introduced into eignal linea.

The operation of a slobal configuration acherne can be deacribed senerally as followa. Firat the busea are teated by an external teater, and then the working busen are uted to give accena to the awitching noden. These are teated and the combination of working busea and awitching nodea ia uaed to apply teat patterns to the proceasing nodea. Finally the array in configured by aetting the awitchea to the appropriate poaitiona.

Many authors have proposed aimilar global confguration achemea. Thene include Haia et al (1970), Raffel et al (1983) and Gaverick and Plerce (1985).


Figure 4.10: A glohal interconnection acheme after Katevenis and Blatt (1985).

The achemed differ mainly in the way in which the switching elements are implemented rather than having aignificant differences in configuration atrategy.

### 4.4 Switch Implementations

In this section we review the methoda by which the awitches used in a conGguring acheme can be implemented. The approaches have improved very dignificantly over the past two decadea and can now provide a highly reliable interconnection medium.

### 4.4.1 Hard Configurable Schemea

The earlient propoals for fault tolerant circuita involved the use of hard configurable achemen, in particular diacretionary wiring. Latar propoasala auggeated uning furea at various parts of the circuit under the control of electrical heating or later cutting. The laser cutting technique has been included in thia aection on hard configurable awitching achemes nince it has until recently been an irrevaraible procen. However, recent reporta indicate that the laser cutting proceasea may be relinbly reversed, and thia procesa will also be discusaed.

## Dincretionary Wiring Approaches

The earlieat attempta at incraning the area of integrated circuita were based on the principle of discretionary wiring. The idea in to place more circuit elemente on the chip or wafer than actually required to perform the function and to teat each of theae elements by probing the wafer. The reaulta of the teat can then be represented an wafer map and a metal mank can be deaigned which would interconnect the working devicea. Sack (1094) propowen thir approach for enabling whole wafer circuite to be produced. He demonatrate a complete wafer containing 108 gatea interconnected in the form of a bift regiater. There are many variation on the basic diacretionary wiring technique. Some are deacribed in Petritz (1987), Lathrop (1087) and Calhoun (1089). All of theae approachea appear to offer advantages at the level of integration available at the time (about 5000 gates on a 1 inch diameter wefer).

One of the problems with diacretionary wiring in that it reliea on there being very fuw faulte in the wiring layer, which although achievable at the device geometrien of the late 1960 a , in unlikely to be aucceasful at $1 \mu \mathrm{~m}$ geometriea and with 4-6 inch diameter wafers. Another problem in that the probe testing of the devicea on the wafer caumes damage to the wafer surface which increanea the probability of a fault occurring during aubsequent
processing. An interesting approach along the theme of diacretionary wiring ia the approach proposed by Baruuhn (1978), in which he fabricatea a wafer of memory chipa. Faulty chipa are replaced by good, individual mirror image chipa which are fip-chip bonded over the faulty device. Barauhn claims succesa with thia method for a 2.25 inch diemeter wafer.

## Electrical Fuate

Electrical fusen are commonly employed an the method of implementing the neceatary awitching in yield enhancement techniquea for memory chipa, Moore (1986). They have alao been extensively used in PROMa and Programmable Array Logic (PALa) for defining logic functions, although erasable techniquea based on atored charge have now largely taken over. The electrical fuse technique ia based upon heating the fuse, which is commonly made of aluminium or polyailicon ao that it melts and creates an open circuit. When uned in conjunction with pull-up or pull-down components, a change in logic level can be achieved and aubeequently used to control other circuita. Although much fusea can in principle be combined in a circuit to allow a reveral of the effect of blowing a fuse by blowing a second, the fusing procens ithelf in eamentially irreveraible. This meana that the fusing technique cannot be used to isolate parta of a wafer for testing purposea and aubaequently reconnect them.

## Laser Linking and Cutting

The technique of using a laser beam to either cut or weld aignal paths has been extensively ntudied at MIT Lincoh Laboratory by Raffel and his research team in the Restructurable VLSI (RVLSI) approach to large area integration (Raffel, 1983). The approach now seems to be a atrong contender for Wafer Scale Integration due to ita reliability and ease of execution. The structure used for linking and welding, together with details of the procedurea uned and some reaults are preaented by Chapman (1985).


Figure 4.11: Cron-mection of laser link from Chapman (1985).

| Lager Powar | $>1.2 \mathrm{~W}$ |
| :--- | :--- |
| Pulae Width | $\approx 1 \mathrm{ma}$ |
| Open Link Resiatance | $>10^{14} \mathrm{n}$ |
| Formed Link Reaistance | $<1 \cap$ |
| Failure Rate | $<0.01 \%$ |
| Capacitance | $\approx 35 f F$ |

Table 4.1: Laser link parameters.

The MIT atucture for making links between firat and aecond metal layera in reproduced in fagure 4.11 and detaila of the laeer pulae required and the link parameters are given in table 4.1. During the linking procesa, for which an argon laser focuated to a $10 \mu \mathrm{~m}$ apot aize is used, aucceaive melting of the eecond leyer metal, the amorphous ailicon inaulator and part of the firat layer metal occura. Thi createa a alicon-aluminium alloy which providea the conducting path. An important feature of the melting proceas is that it occurs over a relatively long time period with a low power pulne (1ma a againat 100 ns for commercial laser cutting aystems). This avoids the splatter which normally accompaniea metal vaporination. MIT claim that the failure rete of the procesa in below that of the procesaing defecte occurring during link fabrication.

The link atructure deacribed above also enables cuta to be made by uning the laser to melt either the first or second layer metal junt before it enters
the link atructure. Cuta have been aucceafully carried out using the ame low power an used for linking wo that aplatter in avoided.

### 4.4.2 Firm Configurable Switching Schemea

These achemea are characterised by awitch reveraibility combined with nonvolatility of the awitch setting. From the point of view of testing and confguring a wafer, this type of awitching acheme is attractive, aince areas of the wafer can be temporarily isolated while a detailed local teat ia carried out. Mintakes in configuration, or faulta occurring after configuration can also be conveniently dealt with. There are two main approaches to Firm Configurable Switches, the Floating Gate FET and the MNOS transiator. Theae are deacibed more fully in the following paragrapho.

## Floating Gate FET

The operation of a floating gate FET awitch (Shaver, 1984) it aimilar to a normal FET in that it is the voltage on the gate of the FET which determines whether the transistor is on or off. The difference is in the manner in which the gate voltage is applied. In a normal FET the gate voltage is controlled directly by applying a potential to a wire connected to the gate electrode. However, the gate of a floating gate FET in not connected to any source of potential but in determined by the amount of charge stored on the gate itself. This charge is depoaited by irradiating the gate with a beam of electrons of the appropriate energy. Normally-on or normally-of FET: can be fabricated by aelecting the appropriate channel polarity. Under irradiation by an electron beam, an n-channel depletion device is turned on, while a p-channel enhancement device ia turned off.

An important feature of floating gate FET: is that the awitch can be reveraed by discharging the gate. Thia can be achieved in one of two ways; by atandard ultra-violet irradiation or by electron beam irradiation. In the firat of these techniques, the UV radiation allowa the gate to discharge through photo-injection through the gate oxide. The UV radiation can be applied by


Figure 4.12: MNOS tranaiator.
afood lamp or alternatively it ean be localised no an to selectively discharge a aingle gete. The second technique, in attractive aince it can be carried out in the aame machine as originally used to charge the gate. A low energy beam in used which generatea a aecondary emisaion of electrons from the gate which is larger than the irradiating beam current. Since under theae condisiona, more electrons leave the gate than arrive at it, the charge on the gate reducea.

Although the flosting gate FET awitch ia very attractive and will probably be acceptable for commercial devicea, the retention time of charge on the gate may be too thort for military devicea (Shaver, 1984). However, the use of the floating gate FET in wafer acale integration in being inveatigated a part of the ESPRIT project number 824. An overview of this project is presented by Trilhe and Saucier (1987).

## The MNOS Trandetor Switch

The MNOS tranaistor illustrated in figure 4.12 in commonly uned in Electrically Alterable Read Only Memories (EAROMS). Thene devicea can atore information for many yeara but can also be altered in a simple manner by the application of the appropriate programming signala which tend to be about 25 to 40 volta. The programming voltages cause injection of electront into
the boundary region between the ailicon nitride layer and the ailicon dioxide layer. When the protramming voltage in removed, the charge in retained nince the boundary region ia inolated. Eranure ia achieved in aimilar manner, with atored charge being repelled from the boundary and abaorbed into the aubatrate. (see Muroga, 1982)

Although the MNOS tranmintor awitch in simple in operation, it does have drawbacks in the context of wafer acale integration. The main probiam is that a connection to control the programming would be required for each tranaintor and theae would have to be acceatible from the edge of the wafer. For amall numbers of awitchen thim may be feamible, but for large numbera, the problem will be aerious.

### 4.4.3 Soft-Configurable Switching Schemes

The main type of soft-confgurable switching acheme uter externally controlled electrical awitching elemente. Thim type of awitch implementation le probably the one which mont people would firat think of. The iden la to design the awitching nodea uaing ordinary logic gates. Theme are then controlled from an external source so that the deaired connections are made between the proceanora. The great advantage of electrical awitchea io that they use only standard circuit componenta which are the aame an those uned for the remainder of the circuitry. In addition, nince no apecialised equipment If required, re-configuration can potentially be carried out in the field if in tervice fault occur. However, their main diadvantage is the ame a for MNOS tranaiator awitches, that the wiring needed to control them can become a aerious problem. Thia type of awitch implementation technique han, however, been used aucceasfully by Anamartic (formerly Sinclair Reaearch) in their wafer scale diak memory. Their awitchea are configured under the control of an external teater and the acheme it deacribed in Aubuason and Catt (1078).

### 4.4.4 Vote-Configurable Switching Schemea

Circuita of thia type have already been conaidered under the heading of nodal fault tolerance. However, although it in not immediately obvioun, it in worth remembering that they are a form of electrical awitch. Their advantage over externally controlled awitchee in that no wiring or global control in required; all the information they require to output the correct remult in available locally. It ia unfortunate that the hardware redundancy asociated with the proceaning node to be used with this type of awitch in so high as to be impractical in moat casea, eapecially where the yield of the individual procesamora ial low.

### 4.4.5 Self-Organising Switching Schemes

This type of awitch is the subject of the remaining chapter of thie theaia. The idea combinea the convenience that external awitches offer in terma of ease of implementation and potential for reconfiguration in the field but has the great advantage that no external control of the awitchea ia needed. This not only removea the need for large numbera of extra pina juat for configuration purposes, but also means that external computation to calculate the desired configuration pattern in not neceaary; the ability to make deciaiona about the configuration pattern reaidea within the array cella themelven.

### 4.5 WSI Demonstrators

Much of the research which hes been cerried out on wafer scale integration has been limited to paper exercisea backed up in many casea by computer simulations. There have been relatively few examplea of actual devicea beins built although this ia now changing and eeveral demonatratione devicea are currently being developed. In this eection we deacribe aome of the devicea which have been fabricated and comment on thoee under current development.

### 4.5.1 Trilogy

Trilogy is probably the beat known company involved in wafer acale integration. Their very ambitious project to build an IBM compatible mainframe computer on a ingle wafer recaived much attention in the preas. The circuit wer partitioned into about 1500 blocka containing between 10 and 50 gatea each and triple modular redundancy wan the method used to increase the block yield. In order to reduce the effect of cluntered defecta, the triplicated blocke were not placed adjacent to each other.

Unfortunately, Trilogy were unaucceaful in their attempt and inveatorn have been wary of WSI ever aince. Two main remona have been auggeated by Peltzer (1983) for Trilogy's failure. The firat in that the apacing of the triplicated blocka led to an increased tranamianion time between blocka and a m realt the project fell short of ita target of an IBM compatible device due to lack of speed. The aecond reason ie that the technology chosen for implementing the circuitry was ECL, and reaulted in a power conaumption of about 1EW on a 4 inch wafer. This led to tremendous problema of thermal management.

### 4.5.2 Anamartic and the Solid State Disk Memory

In the UK the wafer-micale memory built by Anamartic (formerly Sinclair Renearch) in probably the beat known. The reanon for thia is that right from the atart the device has been apecifically aimed at the conaumer market and as a reault has received much attention in both the technical and national preas. In addition, a novel configuration technique hat been uned and this hat captured the attention of many observera. Working wafers with 0.5 megabita of atorage were demonstrated in 1085. A higher denaity wefer la currently beinE developed a a commercial product which Anamartic hope will be able to replace conventional diaks and have both much improved reliability and accear time.

The technique employed by Anamartic for enabling the wafer to provide
oufficient yield in commonly called the Catt Spiral which wat proposed by Aubusson and Catt (1978). The acheme generatea a linear array of interconnected memory blocks atarting from one block at the ede of the wafer and adding extra block to the chein one by one. The conferuration ia implemented using electrical awitches which are controlled by an external teater/controller.

The implementation procedure operatea an followa. The controller initially teata one of the chips on the periphery of the array. If the chip in faulty, another peripheral chip is chosen until a functional device ia found. Inmeructiona are then sent to the functional chip to tell it to connect itaelf to one of ita neighbouring chips. The way in which the neighbour is chowen in deacribed later. The chosen neighbour in then teated by the external controller by sending teat patterna through the firat chip, and into the neighbour. Teat reaulta are pasaed along the reverae route. If the neighbour in faulty, an alternative neighbour in chosen until a functional neighbour ia found. This chip in then added to the chain. The chain ia then further built up by repeating the procens. If at any point in the configuration procedure a chip at the end of the chain is found to have no functional neighboura, it is removed from the chain and the previous chip in the chain in used an the new chain end. This backtracking ability can also enable the chain to eacape from dead ende which may exiat on the array.

The order in which neighboura are selected a candidatea for the next ponition in the chain determines the shape of the final chain. In the Anamartic deaign, the most risht-hand neighbour in aelected and thia reaulta in a chain of cood chipa which huge the outer edge of the array and apirala in towarda the cantre of the wafer. Figure 4.13 thowa wafer which has been conficured in thin way. For wafer acale integration it has the advantage that all the interconnecta between elements of the chain are checked at the time of teating and an a reault a chip cannot be included in the chain unleas all wires are intact. Another advantage of the way in which the linear array in built up block by block ia that the external awitch contral aignala are applied


Figure 4.13: Wafer configured an linear proceasor array using the spiral technique of Aubusaon and Catt (1978).
serially. This avoids the need for large numbera of pins on the wafer.
Working prototype devicea have been succeafully fabricated and have demonstrated that the yield of the control circuitry on the celle is adequate, with around $\mathbf{9 0 \%}$ of cella having working circuitry. An far an known, no detaila of performance have been published, but in a public demonatration of a device, it was clear that a large proportion of the memory elementa were also functional and could be connected to the apiral chain.

The use of electrical switchea means of course that the apiral pattern generated by the teat and configuration procedure in volatile and will need $\omega$ be reapplied each time the device in powered up. The device could be reteated each time, but Anamartic have chosen to atore the configuration pattern in a ROM. The contents of the ROM can then be loaded into the wafer before it it uaed.

### 4.5.8 M1T and Lincoln Laboratory

The work at Lincoln Labe on wafer acala integration ia baed on their technique of Restructurable Very Large Scale Integration or RVLSI for ahort. Several demonatratora have been built eucceafully and a reviaw of the progreas of the project ia presented in Rhodea (1986).

One of the demonutratora baed on the RVLSI approach in a digital integrator conainting of 256 10-bit counters partitioned into 64 cella. Eech cell containt four 10 -bit counters. The complete device contains 130,000 tranaistors on a 4 inch wafer using $3 \mu \mathrm{~m}$ CMOS technology. The confguration awitchea ute 1,900 laser anti-furea and 137 laser fusea.

### 4.5.4 GTE Laboratory

GTE are implementing a pipelined procenor in WSI (Cole, 1085). The pipelined element containt a high apeed aequencer, a micro-code RAM, a 32 bit ALU, and atatus and atorage regiatera. Each element containa $\mathbf{1 8 0 , 0 0 0}$ tranaiatora and $\mathbf{0 0}$ elementa can be implemented on a $\mathbf{3}$ inch wafer. A relf-teat procedure is incorporated in each element. Thia checke the element itnelf and almo the interconnections to the neighbouring elementa. If a fault ia found, an electron beam programmable awitch is used to diaconnect the offending processing element.

### 4.6 Conclusions

In this necenamily brief review of publinhed techniquea for incorporating hardware fault tolerance into proceanor array we have teen that the main difference between the techniquea reviewed in in the method of organiaing the awitches to obtain a better utiliation or harvest of the functional proceamora and in the way in which the awitches are actually implemented. A common fature of many of the approachea in that the array in confaured before being used in a syatem and is then easentially fixed for the reet of ite operational life. In principle, the schemea implemented uning electrical
awitching elementa could be reconfigured, but would require to be removed from the aystem before reconfiguration could tale place. Thia ia because the neceamary teat equipment for fault location, and the means for calculating the configuration pattern are separate from the array and are unlikely to be provided within the ayatem.

For thia reason there appeara to be niche for a fundamentally new approach to the problem of WSI and fault tolerance in general in which external control of the awitchea ie not required and where configuration can be carried out by the array itself. Such a scheme would have obvioua labour asving benefita in a WSI circuit but could also be extremely useful in other applications involving proceasor arraya including alicon hybrid circuita, and systems constructed from pebn.

In the next chapter, we consider novel algorithms by which a two dimensional proceator array containing faulty processors can organise itself into a functional array without any external asaiatance. In later chaptera, the basic self-organiaing algorithma are developed into practical aystema.

## Chapter 5

## Self-Organising Algorithms for Two-Dimensional Processor Arrays

### 5.1 Introduction

In Chapter 4 we have seen that many of the approachea to hardware fault tolerance in 2-dimensional arraya involve the use of electrical switching networks to allow faulty procensorn to be replaced by aparea. In all casea the awitchea are aet by some external controller which decides which awitchea should be used and how the array should be configured. The aim of this project han been to investigate techniquea which enable an array to automatically organise iteelf around the faulty elemente and generate a functional 2-dimensional array from an array containing many faulta. Ideally the array would be able to do thin without any external assistance. This would avoid the need for an external controller and would also provide a aystem which could readily be reconfigured if a feult occura in service.

We have developed what we believe to be a novel solution to the 2 dimenaional array configuration problem. In our technique, which we call WINNER, an acronym for Wafer Integration by Nearest Neighbour Electrical Reconfiguration, (Evans, 1985), each cell within the array in provided with some intelligence in the form of a mall amount of additional control cir-

The main body of chin chapef is to be publinged in bool form in Evan (1909b)
cuitry. Thia in aufficient to enable each proceaning element to independently and imultaneourly make local decisions about how it ahould be connected to neighbouring elementa taking into account ita own functionality, the functionslity of ita neighbours and the connection prioritien to these neighbours which are defined in specific algorithms. The effects of these local deciaions propagate throughout the array and manifest themselves globally an acomplete self-organiation of the functional proceasing elements into a correctly interconnected functional 2-dimensional procesaor array. We eall auch arraya Self-Organiaing Arraya.

A number of algorithms incorporating the concepta of aelf-organiation can be derived. For the purposea of this theais we concentrate our attention on two related algorithms which illuatrate the technique. The firat acheme applies the WINNER algorithm in one dimenaion of the array only, and generates functional rows of processors. A simple fault bypassing technique in then used to form the second dimenaion, (Evans, 1985). It is the simpler of the two algorithms and io presented in section 5.3. The second method appliea the WINNER algorithm in two dimenaions and is discussed in section 5.4, (Evans et al, 1985).

We deacribe the algorithma at high logical and operational level. Detailed circuit level deacriptiona and reaults of performance simulations etc are presented in later chapters.

### 5.2 Definitions

The following terms will be used in subaequent deacription of the agorithrns.

Proceanor: This in the circuit which performs the node function when the array in operating in-service. It communicatea with four neighbours to the North, South, East and Weat.

Control clrcuit: Thin compriaen the extra logic which in added to the processor to provide it with the self-organisational ability.


Figure 5.1: Relationship between Cell, Control circuitry and Processor.
Cell: A cell ia the combination of the processor and its control circuitry and is illustrated in figure $\mathbf{5 . 1}$.

The assumption that the processor has only orthogonal connections does not limit the generality of the approach since all other nearest neighbour array interconnection atructurea can be reduced to the orthogonal form. An example of a hexagonally interconnected array and ite orthogonal equivalent are shown in figures 5.2 (a) and (b) respectively. The transformation has been carried out in the following manner. Firstly, the connections which are already orthogonal remain unchanged. Next, each diagonal connection directly connecting a cell to its south-eantern neighbour is re-routed via the eastern neighbour. Thim means that a dummy connection ia required in each cell an ahown in figure $5.2(\mathrm{~d})$ inatead of the diagonal connections ahown in figure 5.2(c).




Figure 5.2: Hexagonally interconnected array and ita orthogonal equivalent.

### 5.3 Algorithm 1: WINNER In One Dimension

The WINNER algorithm in one dimenaion is accalled because it reaulta in an array in which a number of functional rows have been generated. Theae rows avoid faulty cells but do not themselves form a two-dimensional array. The second dimension of the array in formed by interconnecting the functional rows in the vertical direction, bypaasing any faulty cella encountered in the process. In order to deacribe the algorithm, we preaent an array which has been configured uning the algorithm and explain how the configuration has been achieved by giving a ample pencil and paper deacription. We then show how this procedure can be implemented an acircuit and deacribe the operation in detail.


Figure 5.3: Configuration of a 2-dimensional array uaing WINNER: (a) Configuration of a perfect array, (b) Array containing faulta, (c) Rowa confgured around the faulta, (d) Vertical connectiona made: array configuration complete.

Figure 5.3 shows the main atages of an array which is being configured by the one-dimenaional WINNER algorithm. Figure 5.3(a) showa how an array with no faulty procesaorn would be configured. Figure $5.3(\mathrm{~b})$ showi an array containing faults which is to be configured in the example, with faulty proceasors being indicated by a croas. On paper the functional rows can be generated as followa, with the cell numbers under consideration being ahown in figure $\mathbf{B . 3 ( c )}$ and being referred to in brackets. Starting with the left hand column of the array, choose the functional cell neareat to the top of the array
(1). From thia cell, look at the column to the right and make a connection to one of the three (in ceneral) neareat neighbour cells in that column, (in thin case 2 or 7, aince the upper boundary of the array limits the choice to two cella). In making the choice alwaya choose a functional cell, with a preference for the cell neareat the top of the array. Repeat this procedure until the right hand aide of the array ia reached, $(2,3,4,10)$. At this point, one complete functional row $(1,2,3,4,10)$ has been generated. Subsequent rows are formed in a similar manner treating the cella used in a previous functional row as if they were faulty cells (ie avoid using them). The second row would therefore be ( $6,12,8,9,15$ ). The procedure minimisea the diatance of the rows from the top of the array and therefore maximisea the number of rows which can be generated on the array.

In some rowa dead end may be encountered. Thia is illustrated in the generation of the third functional row in figure $5.3(\mathrm{c})$ and occurn when processor 17 connerts to 13 . None of the neighbours of processor 13 are AVAILable and so the row must backtrack to 17 and try 18. The row can then be continued to completion. In a large array several back trackings may be required on some rowa. A fourth row in this diagram cannot be constructed because a complete dead end in encountered. The row must therefore backtrack to the boundary of the array.

Each functional row formed in thit way contains a processor taken from each column of the array. The aecond dimenaion of the required array can therefore be generated by making vertical connectiona between processors of each column and bypassing faulty proceasors and processors which although not faulty are neverthleas unused. This process completes the construction of the 2-dimensional array and is shown in figure 5.3 ( d ). It is clear that the reaulting array will be amaller than the original array due to the preaence of the faulty elements but it should be noted that the $x$ dimension of the functional array is identical to that of the given array, while the $y$ dimension depends on the number of faults which oceur in each column of the array.

### 5.3.1 Self Organisation

We now consider how this pencil and paper procedure can be embodied within a circuit to that it can operate automatically. To aimplify the problem we make the following assumptiona, the validity of which will be discuased in chaptera 8 and 9.

1. Each procesaor contains aome method enabling it to indicate reliably whether or not it ia working. This could in principle be achieved by a self teat procedure.
2. All connections between procesaors are fault-free,
3. Each control circuit asaociated with a procesaor ia fault free,
4. All connections between control circuita are fault-free.
5. All data aignals flow from left to right and top to bottom. This simplifiea the deacription of the algorithms but in no way makes them less general.

In order to enable faulty cells to be avoided and to allow control circuita in adjacent cella to communicate, a cell with greater connectivity than the original processor ia required. A achematic view of a cell with aufficient connectivity to perform the one-dimenaional self-organiaing function ia bhown in figure 5.4. We can see that although the North-to-South (N-S) connection ia unchanged, extra channela have been provided on the Eastern and Western aides for both inter-processor and inter-control circuit communication. These connections allow the cell to communicate with ita neareat neighboura to the NW, W and SW, and the NE, E and SE directions reapectively. Contral circuits in neighbouring cells communicate via aingle-bit control lines indicated in figure 5.4 as $R E Q u e s t$ (REQ) and AVAILability (AVAIL) aignals.


Figure 5.4: Schematic of cell uitable for 1-dimensional WINNER algorithm.

### 6.3.2 Control Circuitry

The function of the control circuitry in each cell ia to decide how the cell should be connected to ita neighboura in adjacent columne. In addition it must decide whether or not it should act as bypass in the North-South direction. These decisions must be made on the basis of the following information, which ia the only information available to the control circuitry:

- a knowledge of whether the processor in its cell is functional or faulty,
- REQuest inputs from its North-West. West and South-Weat neighbours,
- AVAILability inputs from its North-East, East and South-East neighbours.

Uning this information the control circuitry must perform the following functions:

- generate REQuest and AVAlLability signala and route them to neighbouring cella,
- aelect data inputa from the appropriate neighbour and apply them to the procensor,
- bypass the processor in North-South direction if the processor ia faulty or unused.

Convention for REQuest and AVAILabllity ignala
The following convention for REQueat and AVAlLability aignala will be used throughout thit thenis:

REQueat and AVAlLabilty aignals are active when at a logic 1 level and passive when at a logic 0 level.

Based on this convention, the phrases, to aend an AVAILabilty signal and, to send a REQueal imply that the aignala being sent are TRUE.

If a cell A outputa an AVAlLability aignal to another cell B it means that cell A contains a processor which is AVAILable for connection if REQuested by cell B. If a cell $\mathbf{A}$ outputa a REQuest signal to some other cell B It means that cell $\mathbf{A}$ wishea to aet up a communication channel between ita proceasor and the processor in B. Cell A can only mend a REQuest to cell B if B is gending an AVAlLability signal to cell $\mathbf{A}$. If auch a communication channel becomes set up then $\mathbf{A}$ is anid to have been connected to $\mathbf{B}$ and the incoming data signala to cell $\mathbf{B}$ from cell $\mathbf{A}$ are directed to the proceasor in cell $\mathbf{B}$.

The manner in which the REQueat and AVAllability signal are generated by a cell forma the heart of the algorithm and in deacribed in detail in the following sections.

## Generation of AVAILabllity SIgnala

A call generatea AVAlLability output aignala according to the following rulea:

| REQuest Inputa |  |  | AVAILability Outputa |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REQNW | REQW | REQSW | AVAILNW | AVAILW | AVAILSW |
| TRUE | $\mathbf{X}$ | $\mathbf{X}$ | TRUE | FALSE | FALSE |
| FALSE | TRUE | $\mathbf{X}$ | TRUE | TRUE | FALSE |
| FALSE | FALSE | TRUE | TRUE | TRUE | TRUE |
| FALSE | FALSE | FALSE | TRUE | TRUE | TRUE |

$\mathrm{X}=$ TRUE or FALSE
Table 8.1: Generation of AVAILability output aignale.

1. A cell can only output a TRUE AVAILability signal if it containe a processor which in fault-free (ie the self-teat ahowa it to be functional), and at leant one TRUE AVAlLability aignal in being received from ita NE, E or SE neighbours.
2. If (1) is satisfied, then the priority ayntem given in table 5.1 operates to decide in which directions to aend TRUE availability aignala depending upon the incoming REQuest signala.

From the botiom line of table 5.1 we can see that a cell receiving no REQueate will output a TRUE AVAILability aignal to each of ite three left hand neighbours. Thil allows any of the neighboura to make a REQuent if it wishea to do so at a later time. From the firat three lines of the table we aee that once a REQuest has been received, the cell may or may not remain AVAlLable to the other neighboura depending on the priority of the REQuest. A REQueat from the NW neighbour has the higheat priority, with the $W$ and SW neighbours having aucceasively lower prioritiea.

The scheme allowi a priority of connections to be eatabliahed so that a REQuent from the NW has highest priority, and REQuests from the W and SW have aueceanively lower prioritien. Such a scheme in required to ensure that a atable aolution is reached. The acheme causea cella to output FALSE AVAILability aignala to neighbouring cells if they have no chance of obtaining a connection. This occurs for example when a higher priority connection has already been eatabliahed.

Rule (1) above gives the cell a global look-ahead capability even though each cell in capable only of local communication. Thim enablea clutered faulte to be avoided in the following way. Information is paseed between cella from East to West about the availability of other cella. Thia allown a cell $A$ to prohibit another cell from connecting to it if A either containa a faulty proceasor or would be part of a dead-end route, ie a route that would not be able to be completed due to nome blockage later. Such a dead end route could occur, for example, if three vertically adjacent procensore were faulty. In this case a functional procesaor to the left of the centre faulty processor would find that all of ite possible connections to neighbours are unavailable. The functional procenaor would then declare itself to be unavailable. The wheme allows information about blockages to be tranamitted from right to left to all the relevant proceatora, which then decide upon some appropriate avoiding action. These features will be illuatrated in eection 5.3.5

## Generation of REQueat Signala

Request aignals are output from a cell according to a different aet of rulea:

1. A cell can only output a TRUE requeat eignal if its processor is faultfree and at least one request hat been received from one of ita NW, W or SW neighbourn.
2. If (1) is antiafied then the cell outputa aingle TRUE requent value to one of ita NE, E and SE neighbours depending upon the incoming AVAILability aignale according to the priority given in table 5.2

These rulen enaure that only one REQueat signal is output from any cell, which in turn ennuren that a cell can never accidentally become connected to more than one neighbouring cell in any column.

### 5.3.3 Array Boundary Conditiona

When a number of WINNER cells are interconnected to form an array, the input. around the edges of the array are not connected to other cella and must

| AVAILability Inputa |  | REQuent Outputa |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AVAILNE | AVAILE | AVAILSE | REQNE | REQE | REQSE |
| TRUE | X | X | TRUE | FALSE | FALSE |
| FALSE | TRUE | X | FALSE | TRUE | FALSE |
| FALSE | FALSE | TRUE | FALSE | FALSE | TRUE |
| FALSE | FALSE | FALSE | FALSE | FALSE | FALSE |

$\mathbf{X}=$ TRUE or $\bar{F} \overline{A L S E}$
Table 5.2: Generation of REQueat output aignala.
be defined explicitly. The values of the boundary REQuest and AVAILability linee are defined an follows.

Boundary AVAllability lopute

- Set NE and SE boundary AVAILability inputa to FALSE,
- Set E boundary AVAILabilty inputa to TRUE.

Boundary REQuest Inputs

- Set NW and SW boundary REQueat inputa to FALSE,
- Set each $\mathbf{W}$ boundary REQueat input to TRUE if correaponding $\mathbf{W}$ AVAILability output from the array is TRUE; otherwise aet to FALSE.


### 5.3.4 Interaction of REQuest and AVAILability Signals

The availability and requeat aignala together provide the cella with all the information they need about their aurroundinga in order to be able to form functional rows of interconnected procesaora. The priority syatem for sending and receiving requeat and availability signals enaures that atable functional rows are establiahed from weat to eat and from north to mouth atarting in the top left hand corner af the array. The priority ayatem alno enaures that each row formed in an cloae an poasible to the northern edge of the array, thus maximising the number of rowa generated.

The one dimensional WINNER algorithm operatea automatically when the array in awitched on and ia a totally aynchronous technique. All cella continuourly make deciaiona based on the information available to them. Thia information will be changing at the organiantion of the array gradually evolves to its atable state. Therefore, in the early stages of eelf organisation the array may be highly dynamic with cella forming and relinquishing connectiona to other cella as a result of being overridden by higher priority decisiona which have been made at other localitien and have rippled through the array. Connection may in fact experience a number of iterationa of thia type but will always settle into a self-consistent, atable atate.

The array can be viaualied an having two levela of hierarchy. One level comprises the underlying aynchronous network of control circuitry which is capable of establishing communication channela between appropriate neighbours to generate a functionally orthogonal array an deacribed. The aecond level ia the array of procenaors containing a number of faulty elements which can be contidered to be overlaid on the array of control circuitry which then forma connections between proceanorm appropriate.

### 5.3.5 Serial Description of WINNER Operation

Although the interactions of REQueat and AVAILability signals between the cella of the array occur aimultaneourly, it ia helpful from the point of view of understanding the operation of the algorithm to conaider the proceas as a aequence of diatinct evente as followa.

We asoume that initially no REQueat or AVAILability signala are present in the array other than fixed boundary input valuea. From thia atarting point, no REQueat signals can he cenerated by any cella until at least one AVAILability mignal hea reached the left hand aide of the array; this is the firat stage of the configuration procean. The AVAlLability signala from each cell to ite neighboura are generated atarting from the right hand column of the array and working column by column acrosa the array. For each column, the three availability outputa of each cell in the column are net to TRUE

SELF-ORGANISING ALGORITHMS


Figure 3.5: Step-by-step generation of AVAILability signals ahowing avoidance of dead-end routen.
only if the cell has at least one TRUE incoming AVAILability aignal. This procedure has the effect of flushing out the dead end routea from the array. Any dead end route will result in all the cells on that route outputting FALSE AVAILability signala. This ia illustrated in fagure 5.5 which showa the column by column movement of AVAILability mignala acroan the array. The faulty cella (marked in black) are obviously un-AVAlLable; however, in addition, some of the functional elementa are shown as being un-AVAILable. The cell labelled $A$ is un-AVAILable aince $a l l$ of ite right hand neighbours are faulty, while that labelled $B$ is un-AVAILable because although not all right hand neighbours are faulty, none of them are AVAILable.

In the second atage of the process REQuest aignals are generated atarting from the left hand column and working from left to right acroan the array. This ia illustrated in figure 5.6 in which we conaider an input REQueat being applied only to the uppermont cell in the left hand column which is outputting a TRUE AVAILability signal. Further REQueat signala are then generated in subsequent columns by following a path of TRUE AVAILabiltiy


Figure 5.6: Generation of REQueat aignala for firat functional row.
signals according to the rules given in table 5.2 . In this way a complete functional row can be conatructed aince a cell outputting a TRUE AVAILabilty signal indicates that a continuous path exista between the left and right hand sides of the array

Subsequent functional rowa are generated by alternate cyclea of AVAILability and REQueat generation until all poasible functional rowa have been formed. This procedure enaurea that any processors which heve become uravailable a reault of the preaence the firat functional row will output the appropriate AVAllability aignals.

### 5.3.6 5-Neighbour WINNER algorithm

In the foregoing deacription of the WINNER algorithm only nearent-neighbour interconnection between adjacent columns were permitted. This reaulted in a cell which could communicate with three neighbouring cells in both the column to the left and the right. However, thia reatriction la not due to any fundamental limiting property of WINNER and the algorithm can be extended in atraightforward manner to acheme which allown cell to communicate, for example, with any of 5 neighbouring celle in the column to the left or right.

The main advantage of a 5-neighbour interconnection acheme is that configuration performance will be improved. This in due to the longer range
communication which han been introduced which allown aome cells to be used in the configured array which would otherwise have been omitted from the array. The truth tables for the control logic can be extended in the obvioua manner to handle the extra inputa and outputa and will not be deacribed In detail.

### 5.4 Algorithm 2: WINNER In Two Dimensions

Algorithm 1 make the basic asumption thet it is always poasible to bypass faulty cella in the vertical direction. In many canes this may be valid ansumption and the technique could be uned aucceafully in many applicationa. However, when we atarted thia work our basic philosophy was that the configured array whould completely avoid all faulty processorit. In thia section we will show how the one dimennional WINNER algorithm can be extended to encompase this philomophy by applying it to both the rowa and the columns simultaneoualy, that bypasing of the faulty procestora in avoided. To see how thia is done the reader in referred to figure $\mathbf{5 . 7}$.

Figure $5.7(\mathrm{a})$ illurtratem a typical amall array which hat been configured in the horizontal direction uaing the WINNER algorithm in 1 dimention. Functional rows have been generated which each contain a number of working processors equal to the width of the original array. Figure B.7(b) showa the aame array which han been conficured in the vertical direction using the ame one dimensional WINNER algorithm but thia time operating on the columns. Here, columns are constructed which keep as clone an poasible to the left hand wide of the array and each functional column ia equal in length to the height of the original erray.

Since the confgurations generated by the algorithm conaint of full width rows and full height columns, one might auppose that the auperpoaition of the rowa and the columna would enerate an array of functional proceasora at the points of intersection of each row with each column, and that the

(a)

(b)

(c)

Figure 5.7: The WINNER algorithm applied in two dimenaiona: (a) Configured rowa, (b) Configured columna, (c) Superpoaition of the functional rowa and columna to create a functional array.
processors within the array region would have orthogonal interconnections. The simple superposition of separately configured rowa and columna is ahown in figure 5.7(c), where the proceasora forming the final array are indicated in black. Some processora have either horizontal or vertical connections but not both. These are diacusaed in section 5.4 .1 and are controlled to act as bypasas in the direction in which they have connections. The aize of the functional array ia determined by the number of functional rows and columns generated. If $p$ is the number of functional rowa and $q$ the number of functional columna, then aimple auperposition ahould generate a functional array of dimensions $p \times q$. A cell suitable for use with this algorithm would have extra communication channels and control signal paths for both the horizontal and vertical directions and is illuatrated achematically in figure 5.8 .

At first sight this simple superposition process appears to be quite straight forward. However, there are in fact two typea of undesirable condition which can occur when the rows and columna are auperimposed in auch a simple manner. These have been called double aite and crosaover conditions and muat be handled within the algorithm if a correctly configured array is to be produced for all fault distributions. The example illustrated here contains several double nites. As we shall nee, a simple technique has been developed which reaulta in an algorithm capable of configuring a functional array from any fault distribution.

### 5.4.1 Double Site Condition

Referring to the amall array configured by simple superposition of functional rows and columns ahown in figure $5.9(\mathrm{a})$ we see that there are paira of proceasors, for example $\mathbf{A}$ and B , which both belong to the same functional row and the same functional column. The effect of this is that there are two procesaor sites, A and B , where only one is required. The problem can be overcome by inatructing one of the proceasors to act as a bypana in both the horizontal and vertical directiona. In our implementation we alway inatruct


Figure 5.8: Schematic of cell suitable for 2-dimensional WINNER algorithm.
the upper proceasor to become the bypana although the lower proceanor could be chosen equally. The rule for doing this is an follows:

If a cell finds that it ia REQueating to be connected to a cell to its SW or SE in both ith row and its column configuration algorithms, it will become a bypase for its horizontal and vertical connections.

At firat aight it may appear that since the process of avoiding double aites requirea functional processors to be discarded the functional array aize might be reduced an a reault. However, these procenara could not have formed part of the functional array anyway and diacarding them doea not affect the array aize of $p \times p$.


Fisure 5.9: Doublesite and crotaver modes which can occur with aimple uperpatition of functional rowa and columna: (a) Double-site condition, (b) Fundamental cronsover mode 1, (c) Fundamental croasover mode 2, (d) Compoaite croasover mode, (e) Composite cromover mode.

### 5.4.2 Croanovera

Crossovera occur when a row and a column intersect each other at a point other than a procesaor nite. Crossovers can occur in two distinct ways as shown in figurea $5.9(b)$ and (c). Unlike the double aite condition which can be overcome without altering the configured rows and columns, the solution to the cromover condition requirea either the functional row or functional column containing the croasover to be phyaically altered so that the auperposition crosever does not occur. Alteration of the row or column may of course produce diaturbances which propagate throughout the array untila new stable configuration is achieved.

The two fundamental modea in which crossovera can occur are ahown in fizure $5.9(\mathrm{~b})$ and (c). Other crossovern can occur, auch as those shown in figure $\mathbf{5 . O}(\mathrm{d})$ and (e) but theae are aimply aperpoitiona of the fundamental modes. In mode 1 , figure 3.0 (b), the crosaover could be avoided by making cell 3 unavailable to cell 2 in the presence of the lint between cells 1 and 4 (link 1-4). Alternatively, cell 4 could be made unaveilable to cell 1 in the presence of link 2-3. In a aimilar mannfler, mode 2 croasovera, figure $5.9(\mathrm{c})$, can be avoided by making cella 3 or 4 unavailable in the presence of links 1-4 or 2-3 reapectively.

We have proposed two solutiona to the croasover problem, either of which can be embodied within the final two dimenaional WINNER algorithm. The firat requirea an additional single-bit control aignal to pass between cells in the Eant-West and North-South directions while the aecond requires a change only to the logic of the control circuitry in each cell.

## Cronnover Avoidance using Extra Control Communication

This technique requires the use of an extra, aingle-bit control bignal which must pass between cella in both the horizontal and vertical directions. This allowe the rown to be generated a in the one-dimenaional WINNER algorithm but restricts the generation of columna to sitea which will not cause
cronavern. As we have neen from figure 5.9 (b), the croasover could be avoided if cell 3 wa made unAVAILable to cell 2 , and in figure $\mathbf{3 . 0 ( c )}$, the cronaver could be avoided if cell 4 was made unavailable to cell 1 . The firat of these can be achieved by uning a aingle extra bit which propagatea between cella from North to South. The bit indicates whether or not the cell which generated it is outputting a row REQueat in the SE direction and if so causea the column AVAILNE aignal in the cell below to be inhibited. The second croasover mode may be avoided in a similar manner by pasaing an extra bit from West to East, indicating whether a cell has output a row REQueat to the NE, and if so inhibiting the column AVAILNW in the cell to ita right. The cost of this technique ia two extra inputa and outputa plus two (A AND NOT B) logic functions to perform the inhibitory action

Cronover Avoldance by Alteration to Control Circultry
The ideal solution to the crossover problem would be one involving a aimple alteration to the control circuitry in each cell without requiring any extra connections between cella, since this is likely to introduce the amallent overhead of area into the algorithm. An approach incorporating theae concepts has been developed and ia now dencribed.

To avoid mode 1 cronsovers we wish to make cell 3 unavailable to cell 2 in the premence of link 1-4. Thin can be achieved without using extra control bita by noting that if link $\mathbf{1 - 4}$ exiats, then because this is the higheat priority direction for the row generation circuitry in cell 4 , cell 4 will output a FALSE AVAllabilty signal to cell 3 . If the $1-4$ link doea not exist, then cell 4 outputa - TRUE AVAlLabilty aignal to cell 3 . Thia meana that the $1-4$ link can be detected by cell 3 by the value of the AVAlLabilty signal coming from cell 4 . The AVAILability signal can therefore be used to modify the AVAllability of cell 3 in the NE direction of the column generation circuitry, ie to cell 2. This technique can be implemented by ANDing the NE column AVAILability output aignal of each cell with the incoming Eantern row-AVAILability aignal. This gives the row link priority over the column link, which must then find
an alternative route.
In a similar manner, mode 2 crosoovers can be avoided. In this case, a FALSE column AVAlLability output from cell 4 to cell 2 indicated that the link $1-4$ in present. Thia information can then be used in cell 2 to inhibit (with a single AND gate) ita row AVAILabilty to cell 3. An alternative row route will then have to be found.

### 5.5 Advantages of the WINNER Approach

The WINNER aelf-organising approach to the configuration of 2-dimensional proceasor arrays is quite different from other published techniques and has several diatinct advantagea as followa:

- The array can configure itaelf automatically without the need for external assistance,
- The self-organising algorithm ia fully convergent and cannot become unttable,
- As we shall see in chapter 7 , the control circuitry associated with each cell in the array is simple, about $\mathbf{2 0}$ gatea, reaulting in low hardware overhead,
- The technique reaulta in good utiliuntion of the functional processors particularly when proceasor yield ia greater than $80 \%$,
- No global control linea are required,
- The array is potentially capable of being re-configured in the event of an in-service failure and could therefore be useful for remotely sited equipment, or in equipment requiring a very fast repair time.


### 5.6 Concluding Remarks

The self-organiaing algorithms presented in thin chapter form the basis for this theaia. The algorithms have so far been deacribed at a high level of
operational detail. In later chaptera we develop the ideam more fully and cover logical and atatintical imulationa, teating, hardware requirementa and deacribe a aystem which has been built to C monatrate the ideas.

## Chapter 6

## Performance of the WINNER Algorithm

### 6.1 Introduction

In chapter 5 we deacribed a novel self-organiaing algorithm called WINNER for providing fault tolerance in 2-dimensional processor arrays. In thia chapter we address the task of evaluating the performance of WINNER for different aizes of array, procensor yield and overhead. We alao consider a technique which could be used to increase the performance of the WINNER algorithm for large processor arraya. The technique involves partitioning an array into a number of groups of columns. We then conaider the configuration approaches proposed by other authora as deacribed in chapter 4 and compare their performances with that of WINNER.

### 6.2 Simulation

The ideal method by which to evaluate and compare performancea of different configuring algorithms designed to tolerate faulta in integrated circuits would be to fabricate chips which have been deaigned uaing the techniques and observe how well the techniquen tolerated real defecta. The final proving of a concept must be done in this way, but initial comparisons can be achieved in a much more efficient manner by computer aimulation. Simulation in not a perfect tool for evaluating fault tolerant techniquea aince it ia
extremely difficult to generate a preciee model of the defecta introduced by the fabrication proceas. Particularly difficult in thia reapect are faulea affecting global circuit ry auch as power aupplies and clock lines. Furthermore, the diatribution of defective proceasing elementa can only be eatimated since as we anw in chapter 3, this varies from process to procesa. However, even in the presence of these difficulties, aimulation offers high levela of user interaction and flexibility at relatively low coat and remains the most important tool used in the literature for evaluating algorithms. In this thesis, simulation is used as the main basis for evaluation and compariaon of algorithm performance.

### 6.3 Choice of Language

The ultimate aim of this research into self-organising algorithms is to produce hardware auitable for use in the deaign of large integrated circuits and possibly even Wafer Scale Integration. It ia therefore poasible in principle to une a hardware description language (HDL) auch as ELLA to evaluate the performance of WINNER. However, although ELLA is ideal for nimulating a single array at the hardware level, and can provide eamential information about the aignal levels exiating in the array, it is not particularly auited to simulating large numbers of arrays with different fault distributions to provide atatistic家 information about the algorithm. However, by detcribing algorithms in a behavioral manner rather than in hardware form it is possible to use a aerial programming language (SPL) for dimulation purpoan

SPLa have a number of advantages over HDLa for atatistical aimulation of the type to be carried out, as follows:

1. The flexibility of SPLamenn that changea in the algorithma, parametera or atetiatical requirementa can be easily made by simply changing parametera of the program; in HDL's auch changea cen often produce many consequential changea.
2. The simulationa require many different random fault diatributions around
which to configure an array; these are readily senerated in SPL'a but not in HDL'r.
3. With SPL'I, the acope for analyaing the results of a simulation within the program are almost unlimited, wherean in HDL's, there is almost no opportunity even for counting the number of rowa which have been configured.
4. The efficiency, in terma of the CPU time required is usually better in SPL'a than in HDL'a partly because of the way in which the rules are apecified; in SPL's the rulea can be simpler because they are deacribed at a higher level.
5. The amount of memory required for SPL'a is much amaller than that for HDL's aince the HDL reprenentation of the algorithm ham all the connections between element of the array explicitly included for all elements for all time. In SPL'r, the connections between array elements are repremented within loops, and only one single connection exiata at any one time.

For these remsona, the atatintical simulations were carried out using the SPL, AIgol68.

### 6.4 Simulation Requirements

The first atep in the task of simulating the fault tolerant algorithms is to decide what apects of the algorithms are to be evaluated. It in alao important that the reaulta can be aensibly compared with equivalant reaulta produced by.other algorithms. A characteriatic which has become popular in the literature in the performance of the algorithm in utilising the working proceseora in the array. This is frequently termed the Harvest, and ia defined as the fraction of the total number of functional cella which have been uaed in the configured array; it is watly exprened as a percentage. The concept
of a harveat enablea an eatimate to be produced of how well an algorithm has performed aince it in directly related to the number of cella which are potentially available for une in configuring an array. For example, in an array containing 10 rowe and 10 columns of procenmort with a $50 \%$ yield, only $\mathbf{3 0}$ procenaors are of any une, and it in the percentage of theae which can be configured that providea the figure for the harveat.

It is the view of the author, however, that although the harvest does provide a handle into algorithm performéfe, it in not the moat useful characteriatic for evaluation purposes. In some algorithms, the curve of harveat againat processor yield for a particular array aize and overhead decreases monotonically with decreaning procensor yield. For other configuration algorithma, in particular those based on nodal fault tolerance, thia ia not the case. For Hedlund's 4-out-of-12 nodal fault tolerance scheme the relationahip between harveat and processor yield for a 10 by 10 array with $100 \%$ overhead has been evaluated by Franzon (1986) and ia shown in figure 6.1. When the proceasor yield is $100 \%$, the harveat ia $33.3 \%$, since only a third of the procesaors are theoretically being used. The introduction of a aingle fault anywhere in the array causea the harveat to rise since the ame functional array can now be conatructed from fewer functional proceasorm. As the proceasor yield ia reduced the harvest eventually atarts to fall aince rowa containing many functional procesars become unusable.

However, the main interest of a potential uner of a confguring algorithm in not the harvent, since it does not tell him directly what size of array he will need in order to achieve the required array aize with a particular probability. For thia reason, the work in this chapter ia based on configuring target arrays of various aizes, with the number of apare rowa of cella required to enable the target array to be configured being evaluated for a range of processor yields. From this information, a potential user can immediately deduce the size of array he will need for hia application.


Figure 6.1: Harvest of the scheme of Hedlund (1982).

### 6.4.1 Program Parameters

A program to perform the required aimulation han been written and generatea a table of reaults as illuatrated achematically in figure 6.2. The program can be run for each different target array aize required. The table of results consista of a two dimensional array of numbers and is essentially a yield map for the appropriate target array an function of processor yield and rowa of overhead, in the $x$ and $y$ directions of the table reapectively. Each reault in the table in an average over many arrays having identical overhead and procestor yield, but differing random fault distributions.

Several program parametera can be varied as follows:

1. Size of target array,
2. Range of number of rows of overhead,
3. Range of processing element yield,


Figure 6.2: Schematic of the table of aimulation reaults.
4. Number of samples (for ntatistically aignificant set).

These parametera are set at the atart of each program run.

### 6.4.2 Program Flow Chart

Initially, a program to carry out the simulation was written in a fairly atraightforward manner which involved calculating the reault for each point in the result table. However, it became clear that large amounta of CPU time were being consumed and it wan neceasary to optimise the program to reduce run times so that large arraya could be simulated. It was noted that the tablea of reaulta had a characteristic form aimilar to that shown achematically in figure 6.3. As can be seen, all the useful information in the table is contained within a fairly narrow band bounded by a region of zero array yield on the left and $100 \%$ array yield on the right. It was therefore clear that moat of the CPU time in spent calculating predictable valuea and that aignificant time aevinga could be made if only values within the band were evaluated. The problem ia that the position of the band within the table ia unknown at the start of simulation.

This problem has been overcome by using a program whose flow chart is shown in figure 6.4. The easential feature is that the program firat aearches


Figure 6.3: Characteristic form of the table of reaulta.
for the band, and when found, evaluatea all entries within the band uaing a recursive procedure. The procedure detecte the edges of the band by noting the firat occurrence of a $0 \%$ or $100 \%$ array yield, and unea this information to avoid doing further unneceasary calculationa. The program listing has been included in Appendix A for the benefit of the intereated reader.

For a typical table, the CPU time has been reduced to leas than a quarter of that used when all table positions were evaluated.

### 6.4.3 Square Array

A 2-dimensional procesaor array can have arbitrary numbers of rowe and columns. However, it is not poasible to aimulate all combinations of rowa and columm and in the absence of a requirement for a aperific size of target array, it was decided that it would be beat to nimulate a number of different sizes of aquare target array. However, the aimulation program is quite general and could be uned for arraye of any dimension if deaired.


Figure 6.4: Flow-chart of the aimulation program.

### 6.5 WINNER Simulation Results

Full tables of reaulta have been generated for a range of target array sizes an follows:

- 4 by 4,
- 5 by 5 ,
- 6 by 6 ,
- 8 by 8 ,
- 10 by 10 ,
- 12 by 12 ,
- 16 by 16.

Above target array sizes of 16 by 16 , the CPU time required to generate a full table of reaulta becomes very large, (for example $>1 \mathrm{CPU}$ day). For thin reamon, partial tables have been generated for:

- 18 by 18,
- 20 by 20 ,
- 32 by 32

Each target array aize has been evaluated with an overhead between $0 \%$ and $200 \%$. Thia range was chosen bince it wan felt that an overhead of more than $200 \%$ (ie 3 times the circuitry of the target array) wan probably generally unacceptable. The partial tables of resulta for target arraya larger than 16 by 16 contain reaulte for $200 \%$ overhead only.

A typical table of resulta is shown in figure 6.5. This in actually for a 10 by 10 target array, but other sizea of array are aimilar in shape. A number of useful grapha can be drawn from the information in each table as well an from the relationimipa between tables. Thene graphe are diacuaned in the following rection.

OVERHEAD (ROMS)


Figure 6.5: Table of aimulation reaule for a WINNER array.

### 6.5.1 Graphical Presentation of WINNER Reault.

Several families of curves can be drawn from the tables of resulte produced by the aimulation program:

1. Array yield as a function of processor yield for varioua valuet of overhead,
2. Overhead as a function of procesaor yield for various valuea of array yield,
3. Array yield as a function of target array size.

Thene are demeribed in detail in the following rection.

## Variation of Array Yiald with Procenor Yiald

For each size of target array a curve can be drawn of the array yield achieved as a function of processing element yield for different value of overhead. The families of curves for target arrays of 5 by 5,10 by 10 and 16 by 16 , configured using the WINNER algorithm with 3 -neighbour connectivity are shown in figure 6.6. With a proceator yield of $100 \%$ every array can be configured to produce the target array. However, an the procenor yleld in reduced, the array yield remains at $100 \%$ until a critical level of proceasor yield is reached. At thia point the array yield begins to drop rapidly. For an overhead of $30 \%$, ie 3 spare rowa in the 10 by 10 target array, the critical proceasor yield is about $95 \%$, and the array yield becomes virtually zero at a processor yield of 85\%. Arrayo with larger percentage overheads have lower valuea for critical proceasor yield. The main feature to note from theae curven is the steepness of the fall from $100 \%$ array yield to $0 \%$. This meanm that a very amall change (asy 1 or 2 percent) in processor yield can have a very aignificant effect (asy 10 or $\mathbf{2 0}$ percent) on the array yield.

A aimilar family of curver can be drawn for each aize of target array. Each family is similar in form, but the position of the curves in the $x$ direction moves to the right for larger array, indicating poorer array yielda as target array size increases. This feature is inveatigated in a later aection.

## Overhead al a Function of Proceseor Yield

Curvea of the overhead required an a function of proceasor yield to achieve different values of array yield are probably the most uneful to a potential uner. Such curvea are easentially contour mapt of the tables of reaulta generated by aimulation. In practice they have been produced from the curvea of array yield againat procesaor yield described in the previous rection since these curvea allow interpolation between the relatively coarse pointe of the table.

Figure 6.7 showa the curvea for a 10 by 10 target array with contoura of constant array yield of $10 \%, 50 \%$ and $90 \%$. Curven for other values of array


Figure 6.6: Array yield an a function of procensor yield for different values of proceasor overhead: (a) 5 by 5 array, (b) 10 by 10 aray, (c) 16 by 16 array.

(a)

(b)

(c)

Figure 6.7: Overhead as a function of processor yield for different values of array yield: (a) 5 by 5 aray, (b) 10 by 10 array, (c) 16 by 16 array.
yield can eanily be drawn but have been omitted for clarlty. The curves can be used to eatimate the aize of array which would be neceasary to generate a 10 by 10 target array for a given procensor yield. As an example, if a $\mathbf{5 0 \%}$ average array yield is required and the proceasor yield in $80 \%$, then it can be seen that an overhead of $50 \%$ in required, reaulting in a atarting array of 15 row by 10 columna. Conversely, the required procesaor yield can be eatimated from given valuea of array yield and overhead.

A farnily of similar curvea can be produced for each aize of target array and the relationship between these different farniliea is the subject of the next section.

## Variation of WINNER performance with array size

An important result which has emerged from simulating a number of different sizes of array ia that for any given element yield and percentage overhead, the array yield becomes leas for larger array sizes. Thia can be aeen from figure 6.8 which show the proceasing element yield required to achieve array yields of $10 \%, 50 \%$ and $90 \%$ a function af array size. As can be seen, all the curvea nhow that for a particular array yield, an increased proceasing element yield is required as array size is increased. However, the gradient of the curve does reduce rapidly with increasing target array aize.

### 6.6 Improving WINNER Performance

In this section we consider the effect of two techniques deaigned to improve the performance of the basic WINNER algorithm. Both techniquen involve increasing the connectivity of the cells in the array so that greater acope for avoiding faulty cella is available. The firat involven increasing the number of neighboura with which each cell can communicate from 3 to 5 as deacribed in chapter 5. In this technique, apart from each cell having more neighboura to choose from during configuration, the WINNER algorithm operates exactly as in the 3 -neighbour case. The second technique involvea partitioning an


Figure 6.8: Variation of array yield with target array aize.
array into aeveral groupa of columna which are configured aeparately and then joined by a longer range communication network.

### 6.6.1 5-Neighbour WINNER Algorithm

The 5-neighbour WINNER algorithm hat been simulated in exactly the same manner as the 3 -neighbour algorithm and the reaulta are thown in figure 6.9. Figure 6.9(a) show the relationship between array yiald and proceasor yield for a 10 by 10 array with various levela of overhead, while fitere $6.9(\mathrm{~b})$ is a contour map of conatant array yield as a function of proceasor yield and overhead. The correaponding performance of the 3-neighbour algorithm in shown dotted for compariaon. As can be neen, at $100 \%$ overhead, and $50 \%$



Figure 6.9: 5-Neighbour WINNER simulation realts: (a) Array yield as a function of procesaor yield, (b) Overhead as a function of proceasor yield.
array yield, the 5-neighbour WINNER algorithm requires $67 \%$ proceasor yield whereas the 3 -neighbour aldorithm requires a $\mathbf{7 3} \%$ procesor yield. At $200 \%$ overhead, the required processor yield are $55 \%$ and $63 \%$ respectively.

### 6.6.2 Array Partitioning

Although the shape of the curvea in figure 6.8 indicates that higher processing element yielda or greater overheads will be required to achieve a given array yield as the aize of the target array is increased, the results can alao be interpreted in a more optimiatic way. Suppose we want to generate an $\boldsymbol{N}$ by $\boldsymbol{N}$ target array with a certain yield. We can eatimate the overhead and element yield which would be required to achieve this. According to figure 6.8, however, theae figures can be reduced if we generate four target arrays with dimentions $N / 2$ by $N / 2$, and butt them together to produce the required array. The curven tell us that using this partitioning approach, the $\boldsymbol{N}$ by $\boldsymbol{N}$ target array can be generated with lower procetaing element yield. Indeed, we could generate nine $N / 3$ by $N / 3$ arrays to provide even greater advantage.

In prectice there is little advantage to be gained by aplitting the initial array in the horizontal direction, since the same result in achieved by par-
titioning the array into groupa of columns. Each of the groupa of columns in then configured an unuel and the block: connected together uning routing circuita between each block. The routing circuita aimply join the $N$ functional rown of one block to the $N$ functional rown of the neighbouring block and can be designed no that the self-organiaing ability of the entire array in maintained acroas the partitiona. The actual circuitry required for this ia presented in chapter 7. With more and more partition, we eventually end up with single columns and this is the ideal row senerating algorithm, but requirea a large amount of circuitry to interconnect the configured groupa of colmuns. There is therefore atrade off between array yield and number of partitions and this is inveatigated in the following mection.

The reason that the partitioning procedure provides an advantage over the atraight aelf-organising algorithm is that it introduces a degree of longer range communication into an otherwise nearest-neighbour communication algorithm. This allowa certain previously intolerable fault diatributions, to be tolerated by allowing fault to be avoided using long range communication.

The relationship between array yield and array width has been aimulated for a target array of 12 rowa with groupa of columne of width $2,3,4,5$, and 6. The resulta have been platted in figure 6.10. It can be seen that for say $50 \%$ array yield we need about $65 \%$ element yield for the 12 by 12 array but only $48 \%$ element yield for an array containing 2 columna block. At flrst ight this mounds like a tremendoum improvement since in theory, by plecing six 12 by 2 arrays aide by aide and routing between them we could produce a 12 by 12 array from a much lower element yield. In practice, of courae, the routing circuitry does not have a $100 \%$ yield itaelf, and the increame in array yield will be modified by the routing circuit yield. The following eection considers the overall advantage which could be gained.

## Effect of Partitioning

In thia aection the effect of partitioning on array yield ia examined with the yield of the column interconnection circuitry being taken into account. The


Figure 6.10: Array yield at a function of array width for a target array of 12 rows.
resulta are presented in graphical form in figurea 6.11 and 6.12. Figure 6.11 showa how the reaulta are obtained, and is deacribed below, while figure 6.12 compares the reaults for varioun values of atarting yield. All the resulta are for $\mathbf{2 0 0} \%$ overhead and illustrate the relationahip between overall array yield and the number of groups of column into which the array is partitioned.

In figure 6.11, curve A shows the increase in array yield which would be achieved if the extra circuitry (column interconnection circuitry and and contral circuitry) had a perfect yield (ie $100 \%$ ). The curve han been drawn by taking an arbitrary value of element yield, in thin case $65 \%$, and noting from the table of amulation reaulta the value of array yield achieved (in this cage $\mathbf{5 0 \%}$ ). The other point on the curve have been found by looking at the aimulation reaults of arrayw which have been partitioned Into $12 \times 6,12 \times 4$, $12 \times 3$, and $12 \times 2$ arrays, and noting the new array yield for the ame proceasor


Figure 6.11: Effect of partitioning on array yield for a 12 row target array.


Figure 6.12: Effect of the number of partition on array yield.
yield of, in this case, $65 \%$. In other words we are observing the change in array yield for a fixed element yield an weduce the partition size.

As shown by curve $A$, the use of two partition blockn, causea the array yield to increase from $\mathbf{5 0 \%}$ to almoat $100 \%$. Obviourly the introduction of further blocks cannot increase the array yield any further and the curve is fat for these values. The effects of the yield of the column interconnection circuitry reaulta in further curvea as follows. Curve B ahows the eatimated yield of the column interconnection circuitry which acta an a reducing factor on the array yield. The number of column interconnection circuita increases with the number of partitiona, and its yield therefore drops exponentially as shown'. The yield of the control circuitry in each cell is high and since, an we shall see in chapter 9 , it is posable to employ techniques to mask the effect of control circuit faults from the reat of the array, little degradation of the array yield will reault from auch faulta. The net array yield is the product of the yield of the interconnection circuitry and the basic array yield and is shown in curve $C$.

As can be seen, the introduction of one partition, ie using two block each being half the width of the original target array, providea an improvement in array yield from about $40 \%$ to about $55 \%$. However, increasing the number of partitiona doen not improve the array yield further becauge the progreaaively poorer yield of the routing circuitry begina to dominate, and the initial increase in array yield in gradually eroded. The reaulta of figure 6.11 illuatrate how one curve $C$ has been generated, but of courae a whole family of curves of this type can be drawn for different element yields. Several of these curves are premented in figure 6.12.

The most likely application of this approach is in arraya which have a very small or even zero array yield. In theac cases, production may be non-viable unleat the array yield can be increased. As can be seen, the worae the initial array yield, the more partitions are required before the peak in the array yield is reached. If the element yield ia well below that required to achieve

[^0]a non-zero array yield, several partitions are required before any increase in array yield is achieved, but the increase actually achieved is proportionally greater.

### 6.7 Comparison with other Algorithms

In this section we compare the performance of the WINNER algorithms (3-neighbour and 5-neighbour) with the performance of other published configuring algorithms. Comparimons are made with the following algorithms:

1. Simple row-bypasaing,
2. Triple Modular Redundancy (TMR),
3. The 4-out-of-12 nodal fault tolerance acheme of Hedlund and Snyder (1982),
4. The acheme of Moore and Mahat (1985),
5. The best row generation acheme theoretically poasible; Sami and Stefanelli (1983)
6. The best global configuration scheme theoretically possible.

Contours of conatant array yield for each of theae algorithms will be plotted as a function of overhead and processor yield. The overhead required to achieve a particular array yield for a given procesaor yield can then be taken as a measure of algorithm performance.

### 6.7.1 Bounds on Performance

When evaluating the performance of any aystem it is useful to have entimatea of higheat and loweat poasible performances even if these can only be achieved in theory. Theae limita are called the upper and lower bounds. Bounds on the performance of configuring algorithrns can be determined as follows.

## Lower Bound on Performance

The lower bound on performance for configuring a two-dimensional array clearly occurs when the array is unable to tolerate any faulta and an a reault will have zero array yield for any procesmor yield of lesa than $100 \%$. Thin in a rether trivial bound.

## Upper Bound on Performance

The upper bound on configuration performance is of more interett. In fact two bounds are relevant to us as follows:

1. Upper bound on performance of all posaible configuration schemes,
2. Upper bound on performance of row generation schemes.

The first of these can be calculated in aimple manner aince it occurs when all functional processors in the array are used in configuring the target array. The fractional overhead it given by

$$
\begin{equation*}
\text { Overhead }=\frac{1-Y_{P}}{Y_{P}} \tag{6.1}
\end{equation*}
$$

where $Y_{p}$ is the processing element yield. This formula repreaenta an absolute upper bound and cannot be exceeded.

The upper bound on the performance of row generation achemes oceura when any row containing at least an many functional proceasora there are columns in the required target array in considered to be a functional row. The functional rowa are then interconnected in an appropriate manner to form the functional array.

Aasuming that an $N$ row by $\boldsymbol{N}$ column target array ia required, that the fractional overhead is $k$ and that the probability that a processor is functional in $p$, we can une the binomial distribution 20 find the probability that a row is functional, $P(R o w)$, as follows

$$
\begin{equation*}
P(\text { Row })=\sum_{i=N}^{k N}{ }^{4 N} C_{1}(1-p)^{\Delta N-i} p^{*} \tag{6.2}
\end{equation*}
$$



Figure 6.13: Upper bounds on array yield for a 10 by 10 target array as a function of processor yield
giving an array yield of

$$
\begin{equation*}
P(\text { Array })=\mid\left. P(\text { Row })\right|^{N} \tag{6.3}
\end{equation*}
$$

where

$$
\begin{equation*}
{ }^{\star N} C_{i}=\frac{(k N)!}{i!(k N-\imath)!} \tag{6.4}
\end{equation*}
$$

The upper bounda calculated above are ahown in figure 6.13 .

### 6.7.2 Algorithm Performance Comparisons

Each of the configuring algorithms has been simulated under the same conditions as the WINNER algorithm so that a fair compariaon can be made. The results are presented in graphical form in figure 6.14 which ahows the overhend required to achieve a $\mathbf{5 0 \%}$ array yield for a 10 by 10 target array, an a function of processor yield. The upper performance bounda have been included for reference.

Aa can be seen from figure 6.14, the row-bypasa scheme, TMR and Hedlund's acheme perform rather poorly. The performance of the row-bypase


Figure 6.14: Comparison of the performance of various configuring achemea. A: TMR, B: Hedlund'a scheme, C: Row bypass acheme, D: WINNER 3-neighbour, E: WINNER 5-neighbour, F: Moore wheme C, G: Sami and Stefanelli's acheme.
theme is poor because it is a very simple algorithm and requires very few nwitches and interconnections in its implementation. TMR is also a very simple scheme but suffers becauae the minimum poasible overhead in $200 \%$. Hedlund's scheme requires configuration of the block of 12 proceasors and also has minimum overhead of $\mathbf{2 0 0 \%}$. It appears to offer little advantage over TMR.

Of the remaining configuring achemen aimulated, it can be aeen that acheme $C$ of Moore and Mahat (1985) performs better than the WINNER algorithma, although the difference between the Moore acheme and the WIN. NER algorithm with 5 neighboura is not aignificant at proceasor yields above about $\mathbf{7 0 \%}$. The reason for thia ia that both achemen have the ame degree of connectivity, ie 5 , but whereas the communication path lengtha in WIN$\boldsymbol{N E R}$ are limited to two celle, the Moore acheme permita any communication length to be uned. This enablea the Moore acheme to perform better than

WINNER at lower processor yields. However, long communcation pathe can cause serious delays in high performance processor arrayw, and Moore and Mahat suggest in their paper that the communication lengtha could be reatricted if deaired. This would reduce the performance of their acheme and bring it closer to that of the 5-neighbour WINNER algorithm for proceasor yields below 70\%.

The best row generation algorithm ia that of Sami and Stefanelli (1985) and essentially represents the upper bound of row generation achemes. The algorithm invoives apare columna rather than spare rows and considera any row containing aufficient functional cells to form a row of the target array to be a functional row. Such functional rows are then interconnected using a bua oriented scheme. Although the reaulta for this algorithm are preaented for an overhead range of 0 to $\mathbf{2 0 0 \%}$, the coat in terms of switchem and interconnections quickly becomes impractical and in practice overheada of a few columns would be the maximum contemplated.

At processor yields above about $80 \%$, the diference in performance between the WINNER algorithm with 3 neighbours, 3 neighbours or the Moore scheme is amall, and in the absence of any other constraints, the scheme with the simpleat hardware implementation should be chosen.

### 6.8 Conclusions

In thiv chapter we have evaluated the performance of the WINNER algofithma and compared them with competing techniques which have been publiahed in the literature. From the eimulationa it has become clear that the techniquea of row-bypassing, Triple Modular Redundancy and Hediund'a 4-out-of-12 nodal fault tolerance acheme all have a very poor performance compared with the other schemes simulated. The scheme of Sami and Stefanelli (1983) is clearly the best but least practical scheme. For processor yields above about $80 \%$ there ia little to choose between the Moore and Mahat (1985) scheme C, and the two different WINNER schemes. Below $80 \%$
procenor yields, Moore and Mahat'r acheme or the 5-neighbour WINNER acherne should be chosen

## Chapter 7

## Hardware Implementation of the WINNER algorithm

### 7.1 Introduction

In chapter 5 we deacribed several related algorithms which could be used to enable a 2 -dimensional procestor array to organise itself around faulty proceasors and gencrate a functional array. The purpose of this chapter is to consider the hardware implication of the approach. Thia will include the hardware requirements for the control circuitry, and the circuitry required for entering and removing data from the configured array. Where appropriate we develop formulee relating complexity to the number of data aignal lines passing between cella. We also diacuas the simulations of hardware which have been carried out to verify correct operation of the circuita. We restrict our study to the 3 -neighbour WINNER algorithm applied to one dimension, the rows, of the array. Thia limitation has been imposed because an we have seen from chapter 6, the one-dimensional algorithm offers the beat performance and is therefore the moat likely algorithm to be used in practice. The extension of the hardware to the 5 -neighbour algorithm is aimple.

We then consider the hardware required to implement other configuring schemea proposed in the literature, and compare these with WINNER.

### 7.2 Hardware Requirements of WINNER Control Circultry

In thil aection we consider the hardware requirementa for implementing the control circuitry for the WINNER algorithm applied in one dimension. We first consider the gate level implementation to obtain a circuit which is independent of technology and then conaider how this circuit could be tranalated into a CMOS transistor-level design and develop a formula for the number of transiatore required to implement it.

### 7.2.1 Gate-Level WINNER Control Circuitry

The gate level implementation of the WINNER control circuitry is shown in figure 7.1. We have ansumed for simplicity that only a single data line passes through the cell in the vertical and horizontal directions. The circuit can be readily extended to multiple data linea at will be deacribed later. The circuitry has been divided into two distinct parta, as followa.

1. Deciaion making logic,
2. Data routing logic.

The decision making logic communicatea with neighbouring cella via the REQuent and AVAILability signala and eventually deciden which data connections should exist between which cells. The data routing circuitry is shown ahaded, while the remainder of the circuitry forms the deciaion making logic.

The decision making logic in easentially a direct implementation of the truth tablea for REQueat and AVAlLability generation given in chapter 5 with the asamption that the pass/fail indication would be provided by a mechaniam such an self-teat an deacribed in chapter 8. The data routing circuitry aelects the data associated with an incoming REQueat aignal and applies it to the input of the processor. Since the algorithm prevente more than one REQuest being aent to any cell, this function can be implemented

VINNER HARDWARE
117


in the aimple manner shown, where incoming REQuents are ANDed with their respective data lines and the outputs of the AND gaten are ORed together to produce the required procemor input. In the vertical direction. the procesaor in bypassed by the multiplexor circuit unlesa the cell containg a functional processor AND has at least one TRUE REQueat AND one TRUE AVAILability input. This means that celle containing faulty processors and cells which are unused are omitted from the confgured array.

The complexity of the above circuitry ia 18 gatea counting each element in the circuit as a aingle gate. Thia figure, however, has limited aignificance because the basic building block in integrated circuita ia the tranaiator and the number of transiatora per gate varies depending on the technology in which it is to be implemented. For this reamon the next section conaiders the transistor level circuit that would be required in a CMOS implementation.

### 7.2.2 Transistor Complexity of Control Circuitry

The CMOS implementations of the gatem used in the circuit of figure 7.1 are shown in figure 7.2. A direct translation of the WINNER control circuitry into transiators can be made by replacing each gate with its transistor-level equivalent. A formula for the number of transiators can now be developed. The complexity of the circuit can be expressed as:

$$
\begin{equation*}
\text { Number of transistors }=T_{D}+T_{z} L_{z}+T_{y} L_{v} \tag{7.1}
\end{equation*}
$$

where $T_{D}$ is the number of transistora required for the decision circuitry which generates REQuest and AVAILability aignals, $T_{z}$ and $T_{s}$ are the number of transiators required for routing reapectively each horizontal and vertical data line and $L_{\mathrm{z}}$ and $L_{\mathrm{w}}$ are the number of horizontal and vertical data linea reapectively which must be routed through the cell, and depends on function of the processor.

From figure 7.1 and 7.2 the values of $T_{D}, T_{g}$ and $T_{y}$ can be determined as $T_{D}=60, T_{\mathrm{E}}=6$ and $T_{v}=6$, giving:

$$
\begin{equation*}
N \text { umber of transistors }=60+6 L_{z}+6 L_{1} \tag{7.2}
\end{equation*}
$$



Figure 7.2: CMOS implementation of the gatea used in the WINNER control circuitry.

In a real deaign it in likely that the circuit would be optimined for the particular technology to be used in the fabrication proceas. This may involve using NAND and NOR gates wherever poasible instead of AND and OR eatera. However, it ia not appropriate to carry out an optimiantion of this type ance far as posible we require reaults which are independent of technology.

### 7.3 Input/Output Interface Circuitry

A characteristic of the one-dimensional WINNER algorithm is that functional rows are generated extending from one side of the array to the other. This means that access to the ends of the rows is easy since they reside at the edges of the array. However, the precise positiona of the end of the functional rows dependa on the distribution of faulty processora in the array and will not generally be known in advance. From the user'a point of view this is unacceptable aince he wishes to apply his inpute and receive the outpute from fixed aets of $1 / O$ pina. Aa a reault, interface circuitry for both inputa and outputs has been designed to automatically perform the mapping of a fixed set of data inputa onto apatially variable set of functional rowe, and vice-vera for the array outputs.

## T.3.1 Selecting Functional Rows

We asaume that the data flow through the array in from left to right and from top to bottom. This does not limit the applicability of what is to follow, but makes itı description more straightforward.

From the deacription of the WINNER algorithm presented in chapter 5 we remember that REQuest signals pass from left to right acroas the array and AVAILability aignala pasa from right to left. On the left hand aide of the array, the end of each functional row will be marked by a TRUE AVAlLability aignal emerging from the weatern output of a cell. Similarly, on the right hand side of the array, a TRUE REQueat aignal from the eastern output of a cell
marks the other end of a functional row. The ende of the rows on the left and right hand aidel of the array will have the aame apatial ordering, but in most canen will have different apatial positions. The presence of TRUE REQueat and AVAllability outputa in the poaitiona described could therefore be used by an interface circuit to control the routing of data into and out of the configured array.

In addition to performing the date routing tast deacribed above, the input interface circuitry should be able to detect whether sufficient rowa have been configured and if not, inform the user. It should also be posible for the input interface circuitry to diable aurplua functional rows if more have been configured than are required.

We now deacribe circuitry suitable for providing the input and output interface functions.

### 7.3.2 Data Input Circuitry

A data input circuit suitable for ensuring that data dignals are input to the appropriate rowa of the WINNER array ialluntrated in figure 7.3(a). It consists of an array of simple, identical cells whose function is shown in figure $7.3(\mathrm{~b})$ together with a aingle AND gate per row to provide the REQuest inputa to the array. The height of the data input array ia equal to the number of rows in the WINNER array while the width is equal to the number of functional rows required in the configured array. The REQ inputs to the 20 of the data input array are all eet to logic 1 .

## Operation of the Data Input Circultry

The data input circuitry operatea in the following manner. The value of REQ indicates the status of the data input with which it ia asaociated, being TRUE in cells through which the data passes before being routed to a functional row and FALSE thereafter. Similarly, the AVAILability signal entering the data input array from the WINNER array indicatea the atatus of the row of the confgured array with which it ia asaociated. It in TRUE in a cell of a


Figure 7.3: Data input circuitry. (a) Data input array, (b) circuit of aingle cell.
row of the data input array only if the correaponding row of the WINNER array is functional and an input data line has yet to be routed to it. It is FALSE in all other cella in the row. Once aet to FALSE, the REQ and AVAllability nignale cauee celle of the data input array to take no further part in the routing of date into the configured array.

The right hand column of the data input array will route ita data down the column until a cell with a TRUE AVAlLability input in reached. This will be at a poaition correaponding to the atart of the firat functional row of the configured array. Within this cell the input data is routed to the functional row via the pas transistor, and both the REQ and AVAlLability output signale from the routing cell are set to FALSE. This means that no other data input will be connected to the ame functional row and that the current date input will not be connected to any other functional row. A REQuent input to the WINNER array it generated by the AND gaten on the right hand aide of the array whenever a functional row in detected. The routing of the ather data inputa take place in a eimilar manner.

## Inaufficlent Punctional Rown

It is possible that the diatribution of faulta in the array is such that fewer functional rowa are configured than are required. In thia cace, one or more of the data inpute will not be routed to a functional row. The shortfall will manifert itaelf in the data input circuitry as one or more REQ signala which remain TRUE when the emerse from the bottom of the data input array and may be detected by the OR gate thown on figure $7.3(\mathrm{a})$. If the output of the OR gate ia TRUE, at leant one of the required functional rowa could not be canfigured.

## Surplua Functional Rown

In the same way that some faule diatributiona may reault in inanficient functional rown being generated, others may renult in a aurplus. These aurplus rowa muat be avoided so that they do not interfere with the function of the
required rowa. In chapter 5 we aaw that when the WINNER algorithm is applied to one dimension of the array, cella would be controlled to act as bypanee in the vertical direction if the processor within the cell is faulty or if no REQueat inputa are received by the cell, ie if the cell in unused. Surplus rowa can therefore be avoided by sending TRUE REQuest aignals only to the required number of functional rowa. Thia is achieved automatically by the data input array by feeding the REQ input arriving vertically at each cell in the left hand column of the data input array into the horizontal REQuest input in the same cell, as shown in figure 7.3(a). The REQ aignals passing between celle in the data input array are then TRUE until all data inputs have been routed to a functional row. Thereafter, the REQ signal in FALSE and inhibita REQueats being applied to the WINNER array.

### 7.3.3 Data Output Circuitry

The data output circuitry required to map the apatially variant data outputs from the right hand end of functional rows onto a fixed set of output lines is shown in figure $\mathbf{7 . 4}(\mathrm{a})$. As can be aeen, the circuit is in the form of an array similar to that uned for the data input artay. The cell function is shown in figure 7.4 (b) and it will be noticed that it is in fact identical to the cell used in the input array (if the straight through REQuest line is removed from the input cells), and is aimply rotated anti-clockwise through 90 degrees in the array. The operation of the data outputarray in identical to that of the input array. Data emerging from the firat functional row is therefore routed to the firat column of the out put array, and so on.

### 7.4 Column Interconnnection Circuitry in Partitioned Arrays

A! was deacribed in chapter 6 the overall array yield can be increased by careful partitioning of the proceasor array into groups of columna. The columns are then configured aeparately and joined together to form the final array.


Figure 7.4: Data output circuit. (a) Data output array, (b) circuit of a single cell.

(a)


Figure 7.5: Intercolumn routing circuitry. (a) Intercolumn array, (b) aingle cell of left hand part of array, (c) aingle cell of right hand part of array.

The circuitry required to perform the interconnection of the column is shown in figure $7.5(\mathrm{a})$ with the cell circuitry being shown in figure $7.5(\mathrm{~b})$. The operation of the column interconnection circuit is very similar to that of the data input and data output cireuita deacribed in the previoua eections. Eaaentially, the left hand array in figure $7.5(\mathrm{a})$ is identical to the data output array, except that a REQuet output accompanies each output aignal. The data and REQuent outpute from the functional rows of one sroup of columns emergea from the top of the array and are fed into the aecond array a ahown. The aecond array ia aimply a data input array which routea the aignala to the appropriate functional rowa. True AVAILability ignala are fed to all rowa of the left hand group of columns.

Since the column interconnection circuitry tranafern the REQueat aignals from one group of columna to the other, all the featurea of the eelf-organising algorithm are maintained acrons the partition, including the handling of aurplua and inaufficient functional rowa.

### 7.5 Simulation of the WINNER Hardware

In this aection we deacribe the aimulation of the hardware uaed in the WIN. NER cell. The hardware deacription language, ELLA was ueed and this is brielly described firt.

### 7.5.1 The ELLA Hardware Deacription Language

ELLA ia an acronym for Electronic Logic LAnguage and wan developed at RSRE Malvern (Morimon et al, 1982), and in currently being marketed by Praxia Systems Limited of Bath, UK. It in a hardware deacription lenguage (HDL) together with a aimulator and deaign environment. Like other HDLs ELLA allowa the user to deacribe circuite in a programming language and then mimate them by running the simulator. During aimulation, inputa can be applied to the circuit being mimulated and the reaponsem generated by the circuit can be observed. This means that circuita can be checked for antisfactory operation and miataken corrected before any effort is put into phyaical deaign of the circuit. In order to enable circuita with unexpected behaviours to be analysed, the inputa and outputa of every node in the circuit can also be obaerved an required. This is the equivalent of being able to obaerve any point of a breadboard circuit uning alogic probe. ELLA is a particularly auitable language for use in deacribing the circuita used in WINNER because it has very powerful instructions which allow regular array to be deacribed amply and in an elegant faphion.

### 7.5.2 Simulations using ELLA

All of the clrcuits proposed for the WINNER algorithm have been deacribed and aimulated in ELLA and have operated an expected. An array of both the one and two dimenaional WINNER cella has been aimulated and a number of different fault diatributions applied. A correctly configured array was generated for all diatributions of faulta.

The benefits of including all the programs writien for the purpoaes of aimulating circuita described in thia theaia are limited. However, the ELLA program written to dencribe the one dimenaional WINNER algorithm is preaented in Appendix $\mathbf{B}$ for the interested reader.

### 7.6 Hardware for other Configuring Techniques

Av we found in chapter 6, the main competitors to the WINNER algorithms were the confguration techniques propoeed by Moore and Mahat (1985) and Sami and Stefanelli (1983). In this section we considep the hardware which would be required to implement these techniquea and compare the reaulto with that needed in WINNER.

### 7.6.1 Moore and Mahat's Scheme

Moore and Mahat proposed three configuration schemen, A, B and C. Schemes $B$ and $C$ have the beat performance and will be used here for comparison purponea. From figure 4.9 it can be seen that acheme $B$ requirea 5 awitchins elements per cell while acheme $C$ requires 8 per cell for each data line passing between cella in the horizontal direction. In addition, each awitch will require a latch to atore the witch position. We alno asaume that full latches will be uned and interconnected serially so that awitch control data can be clocked erially into ahift register.

Aasuming that a full latch requirea 12 tranaintors, and that each awitch requires 2 tranaintors, the circuitry required in each cell to perform the
routing function in an follown.

$$
\begin{equation*}
\text { Number of Tranaistora }(\text { Seheme } B)=60+10 L_{\star} \tag{7.3}
\end{equation*}
$$

$$
\begin{equation*}
\text { Number of Transistora }(\text { Scheme } C)=96+16 L_{0} \tag{7.1}
\end{equation*}
$$

### 7.6.2 Sami and Stefanelli's Scheme

Although the configuration acheme proposed by Sami and Stefanelli (1983) ia not likely to be practical for more than a few spare rown, a seneral formula for the complexity of the routing circuitry has been derived. The connectivity requirement in the algorithmia for a fully connected networl whone height is equal to the height of the array, and whone width is equal to the number of spare rows in the array. This reaultia routing complexity an follown.

$$
\begin{equation*}
\text { Number of Transistora }=12 N_{s}+2 N_{s} L_{z} \tag{7.5}
\end{equation*}
$$

As can be aeen, both terms depend on the number of apare rows, $\boldsymbol{N}_{s}$. The equation can be rewritien as

$$
\begin{equation*}
\text { Number of Transistors }=N_{s}\left(12+2 L_{n}\right) \tag{7.6}
\end{equation*}
$$

indicating that the circuitry enclosed in brackets in required per cell for each spare row ufed.

### 7.6.3 Comparison of Hardware Requiremente

The formulae derived in previous sections have been presented eraphically in figure 7.6, which ahows the complexity per cell needed to implement each configuration scheme an a function of the number of horizontal data ingal linea passing between cells. In the case of Sami and Stefanelli'a acheme, several curvea for different numbera of apare rowa are thown.

It can be seen that the scheme of Sami and Stefanelli requires the least hardware when 1 or 2 apare rowa are uned. However, with 4 apare rowa, the


Figure 7.6: Comparison of the hardware requirements of various configuration achemes.
batic 3-neighbour WINNER scheme becomet more attractive, requiring less hardware than any of the other schemen.

The fact that WINNER requirea less hardware than most other schemes is an intereating result, aince the other schemes also require external control of the awitches, whereas WINNER achievel fully automatic deciaion making and data routing. This result was quite unexpected and arises mainly because no awitch control information needa to be atored in the cell aince it in generated by the cell itaelf.

## Chapter 8

## Self-Testing of Self-Organising Arrays

### 8.1 Introduction

In Chapter 5 when describing the operation of the self-organising techniquea based on the WINNER algorithm it was asumed that some method exiated by which the processor in each cell of the array could reliably indicate whether or not it was functional.

Techniques for self-teat are well known in the literature and have been used in the design of production devices, for example the Motorole microproceasor range (Daniels and Bruce, 1985). Self-testing approachea have evolved from earlier work on improving the manual teatability of circuits. In this chapter we describe the motivation behind the goals of deaign for teatability and of aelf-teat and preaent an establinhed approach to both problems. In chapter 9 these approaches (with alight modification) will be applied to the teating problem in WINNER.

### 8.2 Design for Testability

It is now widely recognised thet whilat VLSI technology offera many advanteges in terms of procemaing power per Watt or per aquare centimetre, it alno generatea numerous problema concerning the teatability of the circuit so created. This atems partly from the fact that the circuite contain many
more components which all have to be checked and partly because the ratio of input/output pins on chipe usually decreasea a the complexity of the chip increasea (Landman and Rumo, 1971). This meane that acceas to the internal nodes of the chip cen often become severely limited, resulting in at beat long test times or at worst, incomplete tenting of the device.

Many reacarchers are active in the field of design for testability which aims to improve external acceas to internal noden of the chip by incorporating extra hardware for uae during teating. This han an obvious cost in terma of hardware but the advantages it offers often outweigh the extra cont. Mont approachea to achieving a teatable design rely on serial acanning arrangement to improve acceas to the internal componente of the circuit. Two of thene, the acan path and Leval Senaitive Scan Design (LSSD), are now described.

### 8.2.1 Scan path techniques

One of the first examples of a acheme to increase testability was published by Kobayashi et al (1968). This paper is written in Japanese but deacribea what in known today as the scan path. The idea of the acan path is to allow data to be introduced and extracted from a circuit through a single pair of data lines so that the $1 / O$ overhead is kept to a minimum while maintaining a high level of controlability and observability. A acan path comprises a number of cancaded whift register elementa each of which can receive data from either the output of the previoua shift regiater or from a parallel input. The outputa of these element are applied as test atimuli to the circuit under teat, while, in parallel mode, the parallel inputs to the acan path are provided by the outputs of the circuit under teat. A single acen path element and a block diagram of a acan path in ponition within a circuit are illugtrated in figure 8.1. It is normal, but not easential for the circuit being teated by the acan path to be purely combinational. In eequential circuita it has been auceeated by Williama and Angell (1973) that awitchea could be incorporated to change the circuit from normal mode to fest mode. In tent mode, the latches would


## SCAN PATH REGISTER

Figure 8.1: The acan-path teating technique.
be connected in the form of a serial shift register which would then be used in the ame way as a acan path to teat the remaining combinational circuitry. In both combinational and aequential circuita the teat time can usually be reduced by uning aeveral independent acen patha which can then be uned in parallel.

The acan path technique will be used in later mectiona an the basia for a control circuit testing strategy for use with the WINNER algorithm.

### 8.2.2 Level Sensitive Scan Design - LSSD

A nother example of a technique which can improve the teatability of a device is the Level Sensitive Scan Deaign technique or LSSD for ahort (Eichelberger and Williama, 1977). This technique formalisea the acan path approaches for combinational and sequential circuits and hen become a commonly uaed tool
in the design of circuits and aystems.

### 8.3 Self-test techniques

The previous aection has briefly outlined techniques for increasing the teatability of circuita using aerial scanning latches. Theae techniquea form the basis for eelf teating circuita. The motivations behind self teating circuite are many. As circuit complexities increase, the number of teat patterna required to fully teat a circuit also increases, usually at a faster rate than the increase in number of gates in the circuit. This means that teat times using merial acanning techniquea can become unacceptably long. Furthermore, the increase in performance of circuits means that tent equipment must be of the higheat quality if teata are to be carried out at the rated apeed of the device. Such test equipment is extremely expenaive, and may aon become impoasible to build to the required specification. On-board aelf-teat can help in both of theae areas.

The main featurea of a self teat approach are illuatrated in figure $\mathbf{8 . 2}$ and comprise the circuit under teat together with a method of generating test atimuli and a method of compresaing the reaulta produced by the circuit when wtimulated. It is of course poasible to store a number of selected test patterns in a ROM and apply these to the circuit under teat in a sequential manner. A ROM could alao be used to store the expected reaponsea from the circuit and compare them with the actual reaponses. Any differences could then be noted and used to pasa or fail the circuit. This approach, however, would be very coaty to implement since large numbers of teat patterns are normally required for a full teat. For this reason most self teat techniques use an exhaustive sequence of teat patterns which can be produced cheaply by a counter or Linear Feedback Shift Register (LFSR). In addition, test reaults are not individually compared with expected results but are compressed into a much reduced form which can be checked in aimple manner using a comparator. LFSRs and comprestort are discussed in the following tections.


Figure 8.2: Block diagram of atypical self-tenting ayatern.

### 8.3.1 Linear Feedback Shift Reginters

A typical LFSR in illustrated in figure ©.3(a). It comprinea a number of cascaded shift reginter elements together with one or more exclusive-OR gatea which feed information back from the outputa of some of the atagea to the main input. When the ahift regiter in clocked from any initial otate (except all zeroes), aequence of onea and zeroen can be obnerved at any point in the register, any ita input, with delayed versions of the sequence appearing at auceasive regiater outputs. This requence depend upon the initial atate, the length of the register and the poaitions and number of feedback tapa The eequence produced by the regiater depicted in Gesure $8.3(\mathrm{a})$ is given in figure $8.3(\mathrm{~b})$. It can be aeen that all 15 poasible ataten are achieved in the



Figure 8.3: Generation of test patterns: (a) A 4-stage linear feedback whift-regiater (LFSR), (b) The patterns produced by the circuit in (a)
register at some point in the cycle, which then repeals. Shorter cycles can be achieved with different feedback taps, but for self-testing purposes we are generally interested in the longest, or maximal length sequences. The mequencea produced appear to be random but are repeatable from a given initial state, hence the alternative name of the LFSR is the Pseudo-random pattern generator.

The LFSR is very suitable for use as a source of test patterns in selftesting circuits because it ia very simple structure, even ampler than a counter, which could perform a similar function. Because its output sequence ia predictable it can be used in a deterministic way to generate expected results from the circuit under teat.

### 8.3.2 Compreanion of tent reaulta

The motivation behind attempting to comprean teat reaponaea emerging from the clrcuit under teat is to reduce the cost (mainly in time) of acanning out large numbers of responsea serially from the circuit for immediate checking by an external teater. The idea ia to perform most of the evaluation of the reaponses within the circuit being teated. A compressed reault is easentially a cumulative, short pattern, dependent on a long sequence of test reaponses.

Compression of teat reaponses can be achieved by two main methods, namely counting and recursive compaction.

### 8.3.3 Compression by counting

The idea here is to count the number of some characteristic occurring in the sequence. Typical characteriatics are the number of transitions, ie 0 -to- 1 or 1-to- 0 , or the number of edges, ie transitions in one direction. The assumption is that in a circuit containing a fault, the number of counted tranaitions will be different from that produced by a perfect circuit. The final count therefore providea much reduced value which can be checked in a aimple manner. Counting can be achieved uaing conventional counter circuits. The technique turna out to be inferior to the recuraive compaction technique deacribed in the following aection and will not be further diacussed.

### 8.3.4 Compreasion by Recursive Compaction

A circuit capable of performing recuraive compaction is illustrated in figure 8.4. The reader will immediately notice the similarity to the LFSR pattern generator deacribed in a previous aection. The difference is that in order to provide an input for the serial data atream which is to be compreased, an additional exclusive-OR gate ia included in the feedback path as shown. This extra input allowa the incoming serial data stream to modulate the feedback to the firat atage of the LFSR, which is then remembered by the ahift regiater. For a Eiven input aequence and given initial atate, the aame


Figure 8.4: A recuraive compaction circuit for aingle-bit input atreams.
final patsern or aignature will always be produced and can be used to detect atreams which contain faulta.

The une of the LFSR to comprean data steama han been deacribed by Frohwert (1977), who alvo coined the term Signature Analysis to deacribe the approach when applied to circuit teating. Frohwerk showa that a angle error in the incoming sequence will alwaya be detected, and that the probability of non-detection when the number of faulta is unreatricted is $\mathbf{1 / 2 "}$, where $n$ is the number of atagea in the compactor LFSR. He also showa that counting techniquen will be unable to detect faulta with a probability of creater than $1 / \mathbf{2}^{\mathbf{n}}$; clearly, recuraive cormpaction is the method to be chomen.

### 8.3.5 Compaction of Multiple Input Streame

If the incoming data atream which in to be compacted conainte of neveral serial atreamt, alightly modified circuit is required. Thir ia illuatrated in figure 8.5, and shows excluaive-OR gatea inaerted between atagea of the shift regiater in addition to the extra gate in the feedback path to the frat atage. Each of theae extra gaten can accommodate a eerial input data atream. The number of auch atreams ia limited by the number of atagea in the LFSR.


Figure 8.5: Recuraive compaction of multiple input atreama.

### 8.4 Self testing requirements in WINNER

Moat of the literature on self teating deacribea techniquen up to the point where the compreased value, or aignature, of the reaponae data atreama is produced. Thia is becauae the motivation for telf-teat in primarily to reduce test time and increase the speed at which the teat can be carried out so that it in more representative of the opeed at which the circuit under teat will operate when in service. For this purpose it is sufficient to read the aignature by clocking it out of the circuit and comparing it, in an external teater with the expected value.

In W/NNER, the aelf testing approach is to be applied aeparately to each processor in the array and the correctness or otherwise of aach aignature generated should ideally be determined by the correaponding cells themselves. We therefore need a circuit which can perform this function.

### 8.4.1 Signature Comparison

The comparison of the teat aignature with the expected value will involve the use of a comparator which has been preset (probably hardwired) with the expected nignature. The output of the comparator (a aingle bit) will then provide a so/no-go indication which can be uned by the contral circuitry during the configuration of the array. A simple method by which thia com-

Correct signature 101110


Figure 8.6: Simple signature comparison method.
parimon could be achieved is illustrated in figure 8.6, in which the regiater outputs in which a 1 is expected are ANDed together, while those positions in which zeroes are expected are NORed together. The AND and NOR outputs are then combined in a second AND gate which provides the required reaults with a 1 indicating pans and zero indicating fail.

## Chapter 9

## Reducing Control Circuit Vulnerability

### 9.1 Introduction

In the foregoing deacriptions of the operation of the WINNER algorithm we have deacribed techniques for teating the procenaora within each cell of the array and how cells containing a faulty proceamor can be avoided by aelforganising techniques. Throughout these diacussions it han been asumed that the control circuitry operates correctly at all timen. In general, however, thim ansumption will not be valid and in applicationa such a large area integration, it will almost certainly be necesaary to take ateps to identify faulty control circuits.

The purpone of this chapter is to addreas the problem of faults occurring in the control circuitry. The aim ia not merely to detect the presence of faults, aince this would reault in the entire array having to be diacarded, but to develop techniques by which the faulta can be tolerated. As we shall see, thie simply reaulta in loting the opportunity to une the processor in the cell containing the faulty control circuit.

We preaent two quite different techniquea for toleratine control circuit faulta although both techniquen exploit the same property of the WINNER algorithm an will be deacribed. In the firat technique, duplicated control circuita are uaed in each cell to enable faulta to be detected and automat-
ically providee tolerance to many faulta. The second technique in a novel approach involving the use of an external teater to mank out the effect of contral circuit faults (Evans 1986, and Evans and McWhirter 1987). This approach can exhaustively teat each control circuit and the inter-cell wiring and can guarantee that a correctly configured array ham been produced. The hardware overheads associated with the techniques are also conaidered.

### 9.2 The Ideal Self-Organising Array

The ideal self-organiaing array would be one in which noexternal asaistance is required during either the testing or configuration phases. The ayatem should be able to detect any single or multiple faulta present in the aystem and offer $100 \%$ confidence that if an array of the required aize can be configured, that it ia actually functional. If insufficient working processors are available, the nystem should be able to indicate this to the user.

In practice, the above requirements cannot be fully achieved because it is not posaible for a system, none of whome component parta han been proven correct, to make guaranteed deciaions. This ia particularly true in the field of integrated circuits where fault will undoubtedly be present in the array. In auch circuita we cannot rely on any part of the circuitry on the chip to perform ite predefined task correctly. This means that in order to achieve $100 \%$ confidence in the circuit the manufacturer must perform at least a omall teat using an external, known-to-be good teater on some part of the circuitry. The teated circuitry, if found to be functional, can aubsequently be relied upon and uaed in further testa of the wafer. The challenge is to develop a testing atrategy which requires only a small amount of circuitry to be externally teated, and to be able to carry out the externally applied teat in a simple manner.

### 9.3 Inherent Fault-Tolerance of the Control Circult

The control circuitry uaed in the WINNER algorithm can be conaidered to have two typea of output aignal, either active or pasaive. Thin property arines from the fact that only TRUE outputs affect neighbouring cells in an active way, poanibly reaulting in the neighbour taking aome positive action. FALSE outputa do not have any poaitive effect on neighbouring cella and are therefore conaidered to be paraive outputa.

The property of having active and pasaive output aignals means that the control circuits each have an inherent ability to mask nome faulta as now dewcribed. Since FALSE outputs have only a pasive effect on neighbouring cells, any fault reaulting in one or more stuck-at-0 faulta on the control circuit outputa will not affect the rest of the array in a detrimental manner. The stuck-at-0 output error doea not propagate beyond the boundariea of the cell containing the fault.

The proportion of single atuck-at faults which can be masked in thia way han been shown by amulation to be $50 \%$. Techniques for making the remaining $50 \%$ of aingle and multiple atuck-at faula are described in the following sections.

### 9.4 Dual-Rail Implementation of Control Circuitry

In the basic WINNER algorithma fault in the control circuitry could cause an array to be incorrectly configured if it produces an erroneau: TRUE REQuest or TRUE AVAILability output. Thia would reault in the entire array being diecarded because there is no mechaniam within WINNER which can tolerate such fauits.

The probability of a fault in the control circuitry reaulting in an entire array having to be diacarded can be aignificantly reduced if duplicated control
circuita are uned. Thia technique, aometimea called 'two-rall' implementation, (Wakerly, 197a), requires the uee of two independent control circuita in each cell of the array. At its implest, the idem in that if both circults receive the ame inputa they should generate identical outputs. If one of the circuita containa a fault, then for at least one input pattern, at least one of ite outputa will be different from the corresponding output of the other, fault free circuit. This difference can then be detected.

In the context of the WINNER algorithm we need only to detect the erroneous aignal and alop it propagating throughout the array. It in not necesarary to carrect the erroneoua aignal aince, as we shall aee, the selforganiaing capability of WINNER allows the cell containing the faulty control circuitry to be avoided.

There are two main varianta of the two-rail implementation technique a follows:

1. Simple duplication of the control circuits,
2. The use of true and complement control circuits.

We now describe how these techniques can be used to detect errora in the outputs of circuits, and then show how the idea can be used in WINNER to enable faulta in the control circuitry to be both detected and tolerated.

### 9.4.1 Fault Detection by Simple Duplication

In this approach two identical circuits are used in place of the single original circuit as ahown for a aimple circuit in figure 9.1. Each circuit receivea identical input aianals and in the absence of faults the two circuits should produce identical output signala. The possible outputs are as follows:
$\left.\begin{array}{ll}0 & 0  \tag{0.1}\\ 1 & 1\end{array}\right\}$ no error
$\left.\begin{array}{ll}0 & 1 \\ 1 & 0\end{array}\right\}$ errer present


Figure 9.1: Fault detection by simple duplication: (a) Conventional circuit, (b) Two-rail implementation.

Any difference in the outputs from the two circuita can be detected using an exclusive-OR gate. If each circuit han more than one output line, corresponding pairs of output linea are compared using separate exclusive-OR gatea. Once the circuita have reached a atable atate an error in an output pair will be indicated by a TRUE output from the exclusive-OR gate. The outputa of the exclusive-OR gates could be ORed together to produce a single error indication if desired

This approach will detect aingle or multiple faulta provided that no fault present in one of the circuit producen the same error any of the faulta


Figure 9.2: True and complement two-rail implementation.
preaent in the other. However, if the fault in due to a pair of output wires being shoried together, or failure of the power supply to both circuits, no fault will be detected since both output wirea will carry identical aignal levela.

### 9.4.2 Fault Detection uaing True and Complement Circuite

This approach avoids the problem of non-detection of ahorted output pairs by requiring that one of the duplicated circuita is implemented in the normal manner to produce the required output function, $F_{\text {, }}$ but that the other ia deaigned to produce the logically inverted output function, NOT $F$ from logically inverted inputa as shown in figure 9.2. This means that a fault free pair of circuita will always produce output aignal pairs each containing both a TRUE and a FALSE value. The possible output signala in each output pair are an follows:
$\left.\begin{array}{ll}0 & 0 \\ 1 & 1\end{array}\right\}$ error present
0 1

Thin type of two-rail circuit is preferred aince it can detect unidirectional multiple errora auch as those caused by lona of power, etc. In addition, the une of true and complement circuits means that there are no conatraints on the layout of the circuit when being fabricated as integrated circuita, aince faulte common to both circuits will be detected.

The prenence of an error can be detected as before by exclusive-OR gatea which now will produce a FALSE output if the aignala in a pair are identical. In both of these duplication techniques, the excluaive-OR gaten can be placed either at the input to the circuit or at its output. In the former case, faulta in both the previous circuit and the interconnecting wire can be detected, while the latter detects faulta in the circuit but not thoae in the wiring.

Neither of the above approachea can correct errors aince the error detection circuitry hea no way of knowing which of the duplicated circuits produced the correct output. As a result of thia faulta can only be detected and not tolerated by theae achemes.

However, when used in the context of the WINNER algorithm, the error detection capability of the duplicated circuita combined with the aelforganiming nature of WINNER enables many faults in the control circuitry to be both detected and manked automatically. The way in which thia operates is deacribed in the following section.

### 9.5 Application of Duplicated Circuits to WINNER

In the WINNER algorithm the outputa of the control circuitry are either active or paraive as discuased in section 7.3. This property can be exploited in the two-rail implementation of control circuite to atop propagation of erroneous signals beyond the cell containing the fault. This can be achieved by uning extra circuitry to convert two-rail input signale containing errors into pasive input signals. In a normal control circuit, the ective eignal

(a)

(b)

Fisure 9.3: Two-rail input circuits for: (a) True WINNER control circuitry, (b) Complement WINNER circuitry.
level ia TRUE, and the pasaive level is FALSE, while in a control circuit implemented as the complement of a normal circuit, the active and pasive levela are reveraed.

Assuming that true and complement circuita are uned in preference to aimple duplication, the inputa to the true and complement circuita for each value of the input pair are given in table 9.1. The two-rail gignals can be converted according to table 9.1 for feeding to the true and complement circuita using the circuita ahown in figure 9.3 .

| Input Pair Value | Error Status | Input to <br> True |  | Comp |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Control Circuitry | True | Comp |  |  |  |
| $\mathbf{0}$ | 0 | Error | Parive | 0 | 1 |
| 1 | 1 | Error | Pasaive | 0 | 1 |
| 0 | 1 | No error | Pasive | 0 | 1 |
| 1 | 0 | No error | Active | 1 | 0 |

Table 9.1: Conversion of Two-rail Contral Circuit Input Signals.


Figure 9.4: A two-rail aignature comparator.
The aignature analyais comparator can alao be implemented in two-rail form and circuit to generate true and complement comparison outputa are shown in figure 9.4. Theae signals can be treated in the ame way as the other two-rail inputa discussed above, aince an error can be treated an a failing aignature and assigned a pasaive value.

### 9.5.1 Performance of Duplicated Control Circuitry

It is difficult to accurately predict the effect that duplicating the control circuitry will have in a real circuit. However, the technique has been estimated by aimulation with varying numbers of atuck-at faults an follown.

Both the aingle control circuit and the true and complement implementations have been simulated by applying a number of randomly diatributed faults to the gates of the circuit with each fault being randomly atuck at 0 or 1. For each value of the number of faulta, the circuit wan aimulated with 200 different distributions of faulta and the number of distribution which caused one or more active errora in the outputa was counted and exprensed an a percentage of the total ample. The reaulta are premented in Agure 9.5. It can be seen that for the aingle circuit implementation, $\mathbf{3 0 \%}$ of aingle faulto cause active output errots which would reault in the entire eelf-orgainiang


Figure 9.5 : Percentage of active faulta a a function of the number of faulta occurring in the control circuit. Curve A: conventional implementation, curve $B$ : dual-rail implementetion.
array being diacarded. By contrast, the true and complement implementation produces no active errora for any angle fault. In both curvea, the percentage of active errora rias rapidly with increasing numbera of faulte, but the true and complement implamentation can contain, on average, $a$ random, atuck-at faulta and atill perform better than the single circuit.

Both curvea, but particularly that for the single control circuit, saturate for large numbera of faulta. This effect in believed to be due to the increased probability of a fault, which on its own would cause an active error, being maked by another fault which caumea a pasaive error. For example, if a particular fault, deep in the circuit, caunea an output to become atuck-at1, ie an active error, a aecond fault could reverse the affect if it causes a atuck-at- 0 error on the aame output.

### 9.6 Hardware Requirements for Two-rail Implementation

In the two-rail implementation, two aete of deciaion logic are required. In eddition, error detection circuitry on each input for both circuita will be required, amounting to 04 transistora. However, the date routing circuitry in unchanged, realting in a cell complexity a followa.

$$
\begin{equation*}
N u m b e r ~ o f ~ T r a n a i a t o r a(T w o-r a i l)=204+6 L_{z}+6 L_{v} \tag{9.3}
\end{equation*}
$$

Thia ia about a factor of three greater than the ingle control circuit implementation. However, due to the ingificantly improved tolerance to faule, and the fact that the dual rail circuitry iatill amall compared to the proceaning element which are likely to be umed, the technique could be very useful if problems of control circuit yield ase encountered.

### 9.7 External Testing of the Control Circuitry

In this aection we preaent a atratagy based on (Evana and McWhirter, 1987) in which a acan path approach in used to detect faulta occurring in the circuitry which han not been teated during the relf-tent procedure. We then show, with a amall modification to the deaign of the scan path cell, how the effect of any faulta detected can be masked so that the array can continue operating correctly. This approach providea a necond level of fault tolerance in the WINNER technique.

### 9.7.1 Control Circuit Teating Strategy

The control circuitry amociated with each element of the array in a purely combinational circuit and anch can be teated amily if it can be acceaned from an external aource. The required acceas can be provided by including a serial acan path between each column of proceasori as illuatrated in figure 9.6 in which each dot represents a group of ecan path reginteri in the AVAlLability, REQueat and aignal patha. This figure 9.6 also shows the poaition of


Figure 9.6: Schematic of the acen-path teating approach applied to W/N. NER.


Figure 9.7: Scan-path arrangernent within a WINNER cell: (a) Cell complete with acan-path, (b) Circuit of a single acan-path reginter.
the teat pattern generator and checker which would both be external to the array and would be known-good-units. A cell complete with its acan path is illuatrated in figure 9.7 (a) with a single conventional ucan path regiater being shown in Bgure 9.7 (b). When the cells are joined together to produce the array a aeparate acan path ia required on the left hand aide of the array to provide the $1 / 0$ accesa to the left hand column of cells as ahown in figure 9.6 .

As can be seen, the function of the acan regiater is controlled by two inputs, $A$ and $B$. These signals determine the mode of the regiater according to the table shown in figure 9.7 (b). Data can be clocked into the register from the output of the previous reginter stage, ( $A=B=0$ ), or in paraliel from the oulput of the circuitry under test, $(A=1, B=0)$. In addition, two other modes are available. One of theae ia uned when the circuit is operating normally, $(A=1, B=1)$ and permita data aignals to pans through the regiater cell from the output of one circuit under teat to another without pansing though a latched delay. Thim ia achieved by using the atraight-through
path, which bypases the latch. The final mode, $(A=0, B=1)$ allows the atraight-through path to be tented from the external nource. This la earential to that when the circuit in awitched into normal operating mode after teating is completed, correct operation of the atraight through path ie ensured.

### 9.7.2 Scan Path teating procedure

The acan path teating approach operates af followa. Patterna are generated by the teat pattern generator and with the ican regiater controla aet to nerialload mode, are clocked aerially into the acan paths. The outputs of the registera are connected directly to the inpute of the control circuitry and so the values in the regiaters are automatically applied as tent pattern atimuli to the control circuits. After each pattern han been loaded, the acan path registers are set to parallel-load mode and the outputa of the control circuita are clocked into the registers. There reaulta are then clocked out of the scan path aerially and are checked for correctneas. Any errore are noted and from the poaition of the error in the serial output pattern can be anociated with the output from a particular cell.

The regular nature of the array and the aimplicity of the control circuitry, mean that the number of teat patternu required to perform an exhauntive teat ia small. The cell shown in figure 9.7 (a) han seven input aignala and therefore requirea only 128 different test patterna. Since all the cella in the array are identical, the same teat pattern can be used for every cell, and this further reduces the teating complexity.

The acan path procedure can detect faulta within the control circuitry of the array and locate the fault to a particular cell in the array. This is the firat requirement of a lechnique which can mask the faultu from the reat of the array. The recond requirement in for a technique to perform the makking process. This can be achieved using the approach now deacribed.

### 9.7.3 Control Circuitry Fault Masking Procedure

Aa previously deacribed, the deaign of the control circuitry is auch that the outputs of the circuit are active only when at a high (logic 1) level. When any output ia low, (logic 0), it has no effect on neighbouring control circuita and is termed passive. This property can be exploited to mask out cella containing faulty control circuita from the reat of the array if every output of the faulty control circuit is forced to zero, ie any active aignal values are inhibited. The inhibit function must of course be performed by circuitry which is known to be fault-free so an to enaure correct execution of the masking proceas, and ia deacribed in the following eection.

### 9.7.4 Modified Scan path Regiater

The inhibit function can be implemented using a scan path teating approach an deacribed previously, but in which each ncan path register has a small modification. A modified acan path register cell is illustrated in figure 9.8. When compared with the register previously used, it will be seen that the only difference ia that the straight through path has been replaced by an AND gate, whose second input ia aupplied by the latch output. The effect of this is that when the atraight through mode in melected, the value at the output of the register is determined not only by the parallel input signal, but also by the value in the latch. If the latch contains a high level, the circuit operatea exactly a before, with the parallel input value pasaing directly to the parallel output. Alternatively, if the latch containa a low level, the AND gate will always output a low value, and therefore inhibit any active signal on the parallel input.

From the above description, it will be apparent that in order to mask out cella containing faulty control circuits, it in necessary to preload the latches, with zeroes being placed in registers correaponding to the outputs of the faulty circuit, and ones everywhere elae. This can be achieved in the external test equipment by constructing a map of faulty cella, and genersting


Figure 9.8: Modified acan-path register for use with WINNER.
the appropriate mank pattern at the end of the teat phase. Thia ia then loaded into the ucan path registera before the configuration phase commences.

An imporiant point about the modified scan path register ja that it can be fully teated before being relied upon to peform the fault making process Both of the inputa and the output of the AND gate can be checked, asan the lower multiplexer and the latch. The parallel inpu: of the upper multiplexer cannot be teated explicitly, but a fault in this area will be detected as a fault on the output of the circuit feeding the multiplexer.

### 9.8 Hardware Complexity of the Scan Path Approach

A transiator level circuit of the acan path cell shown in figure 9.8 contains 28 tranaistora. One acan-path cell ia required for each of the three AVAILabilty
and REQuest outputa of the cell. We also need one acan path cell for each horizontal data line. The complexity of the acan path circuitry required per cell is therefore:

$$
\begin{equation*}
\text { Number of transistors }=28\left(6+L_{a}\right) \tag{9.4}
\end{equation*}
$$

This means that the circuitry required for the acan path testing procedure is greater that that required for the control circuitry and at first sight this may not appear to be a sensible way forward. However, the testing atrategy enables testing not only of the control circuitry, but also of the interconnertions between processors and of the output atages of the self-test circuitry. Thes scan path design is also such that it can be fully tested from the external teater before being used to mask out faults. It is believed therefore that the overhead of the scan path circuitry in acceptable if it is easential that correct operation of the WINNER circuitry is to be guaranteed.

### 9.9 Other Tests

There are three areas which have not been teated by either the processor self-test procedure or the scan path test of the control circuitry. These are:

- the signature comparator circuitry,
- the vertical bypass circuitry used in the 1-dimensional WINNER algorithm,
- the interconnectiona hetween the control circuitry and the processor in the horizontal direction.

Testa to check these components are deacribed in the following sections, and involve the scan path teating procedure deacribed above.

### 9.9.1 Testing of the Signature Comparator

The self-test procedure should detect faults in the processor with a high degree of reliability, and the presence of the faulta will show up when the teat
signature is compared with the template signature. It is posaible, however, for a fault to be prenent in the comparator itself, and to propagate an incorrect go/no-go indication to the control circuitry. There are many waya in which this problem can be overcome. We present two methods. The first is very aimple and based on triple modular redundancy, but cannot guarantee to detect all faulta. The second involven more additional circuitry but is capable of detecting any faults.

## The TMR Approach

In thia approach, the gates uned in the comparator shown in fare 8.6 are triplicated, ahown in figure $\boldsymbol{g} \boldsymbol{O}(\mathrm{a})$. A voting circuit is then used to deliver the output go/no-go mignal to the control clrcuitry. The voting circuit required in very aimple and is ahown in figure $9.9(b)$. Becaume of ita aimplicity it should have a very high probability of correct operation, but there ia alway a amall probability of a fault occurring in the voting circuit itaelf.

## Fully Teatable Comparator

There are many waya in which a acheme to enable full teating of the comparator circuit can be deaigned. In the acheme to be presented we attempt to minimise the amount of testing required at the expense of including amall amount of extra hardware and for this reanon a eerial method of comparison in uaed rather than the parallel method preaented previoualy. The approach is illuatrated in fare 9.10. The template signature ia atored in a ahift regiater which in entirely separate from the LFSR uaed in the compactor. Once the aelf-teat has been completed, the signature and the template aignature are clacked out of their reapective regiatera and compared bit-by-bit in a aingle excluaive-OR gate whose output feeda a JK latch designed to remember any occurrencea of a difference between the two mignaturen. The lateh output then provides the so/no-go ignal to the control circuitry.

The JK latch and the exclusive-OR gate can both be teated during the teat of the control circuitry via the acan pathe aince the value of the go/no-


Figure 9.9: A TMR based signature comparator.


Figure 9.10: A fully testable signature comparator.
go nignal on the JK latch output alters the function of the control circuitry. The two atatea of the latch can be exercised during testing in the following manner. A reat aignal is required to awitch the latch into the correct atate ( $\mathbf{Q}=0$ ) prior to signature comparison and this can be used to check the go output value. More importanty, the no-go output atate can be checked by uning a seed in the LFSR whone lab in different from that of the template aignature. This will cause the exclusive-OR gate to detect an error and will set the latch into the no-go atate $(Q=1)$. In thia way the user can be aure that the comparison circuit in operating correctly.

### 9.9.2 Vertical Bypaes Circuitry

The vertical bypass circuitry is only used in the 1-dimenaional WINNER algorithm, but it in an important component aince all bypanaem muat be functional if the array in to operate correctly. Figure 9.11 illuatratea a cell in which the vertical bypass circuitry can be teated in a nimple manner.


Figure 9.11: A fully verifiable WINNER cell.
The diagram shows the procesnor and control circuitry within the cell, together with the test pattern generator (TPG) and aignature analyaer, which together perform the processor self-teat function. The vertical bypans function in performed by the multiplexer M3. An additional multiplexer M2 has been included to permit aelection between the teat pattern generator and the Northern data input to the cell. With M2 and M3 relecting the northern data input and the bypana line reapectively, data will pana through the cell unchanged in the vertical direction. When celle are connected in an array, a complete column of cells can be checked for correct operation of the vertical bypana by ensuring that data applied at the top edge of the array emergea unchanged at the bottorn edge. If any bypassea are found to be faulty, the entire array must be diacarded. However, the circuitry involved ia amall, and the probability of achieving a fully functional array is high.

### 9.9.3 Horizontal Interconnections

The connections between the control circuit in adjacent cella are checked automatically during the scan path testing procedure. However, thone between the control circuitry and the proceasor are only partially checked during the procesior self-test procedure. Thene connectiona can be fully checked using the approach shown in figure 9.11 in which the multiplexers M1 and M4 have been included for the purpose. These multiplexera bypant the proceasor in the horizontal direction and are used in the bypasa mode during the teat of the control circuitry by the acan path procedure. Signals can then be pasaed through the cell and ahould be detected unchanged at the output. At the end of the teat, M1 ia controlled to aelect the data emerging from the proceasor, while M4 continuea to aelect the horizontal input data from the control circuitry. All other parta of the circuitry are fully tested by the self test procedure.

### 9.10 Benefits of the Scan path Test procedure

The control circuitry test procedure provides a number of benefit which are listed below.

1. A mall number of simple teat patterns ia required,
2. The number of diatinct teat patterna is independent of the size of the array, and of the function of the proceasor used in the array,
3. Interconnections between cells are checked automatically,
4. Faults in the control circuitry and cell interconnections can be mesked, providing a aecond level of fault tolerance in the array,
5. The acan path circuitry be fully tested before being required to perform any role in which it must function correctly,

In addition, the vertical and horizontal interconnectiona between the control circuitry and the procenaor in each cell can be fully checked, as can the operation of the aignature comparator.

### 9.11 Comments

In this chapter we have proposed two techniques which could be used to reduce the vulnerability of the WINNER control circuitry. The techniquee are quite different and are likely to find use in different situations. The first technique involving duplicated control circuits requires less additional hardware than the external testing approach and is more auited to general applications, auch as the fabrication of large integrated circuita, in which the configured array can be tested before use. For single faults occurring in each pair of control circuits, the duplication approach has the aame performance as the external testing approach, being able to mask any fault. The second technique, requiring external testing of the control circuitry can be used if an absolute guarantee is required that the control circuitry, telf-teat aignature comparstor, and cell interconnections are functioning correctly. This assurance may be required in remotely sited applications, where teating the configured aytem may be impoanible.

## Chapter 10

## WINNER Demonstrator

### 10.1 The Need for a Demonstrator

In previous chaptera we have deacribed the operation of the WINNER aelforganising algorithm and its asociated testing strategy, and illuatrated the performance of the approach by simulation at both functional and hardware levels. This may be adequate as a purely academic inveatigation of the concept of aelf-organiantion but is not aufficient if the work is to eventually be realised in a practical ayatem. The WINNER techniquen could be used in either a monolithic device auch as a large area integrated circuit, or in a ayitem required to have a high availability, which might be conatructed from many separate modules, perhapa printed circuit boarda containing components. For designers of these aystems, the exiatence of a simple but practical demonstration of the WINNER algorithm would be a valuable aid to incrensing confidence, understanding and appreciation of the benefits the approach can offer.

### 10.2 Type of Demonstrator

The moat attractive approach to demonatrating the WINNER algorithm would be to apply WINNER to a large area integrated circuit which would normally be expected to have a yield close to rero, and to show that the une of WINNER in the device allows a yield aignificantly above zero to be
achieved. However, the deaign and fabrication of auch a device would conatitute a thesis in ita own right and cannot be tackled within the constraints of the current project. Furthermore, a monolithic demonatrator would be very inflexible in the aenae that the diatribution of faulta for a given device is fixed. This means that the ability to examine the response of the configuration algorithm to different fault distributions would be limited.

A more tenable approach, it to construct an array of printed circuit boards (pcbs) each comprising a single WINNER cell containing proceasor, control circuitry and teat circuitry. This approach has been chosen for the WINNER demonstrator for this project and has aeveral advantages over a monolithic device as a first demonatrator. Firatly, it can be completed within the project timescale, secondly, the coat involved in fabricating the demonstrator would be relatively low compared to a monolithic device, and thirdly, the larger phyaical acale of the demonstrator will prenent greater opportunity for producing a design whose operation can be underatood by lay observer. This could be achieved by the incluaion of extra features such as lights to indicate the positions of faulty cella and configured rows, and the ability to manually introduce faulta into the array to demonstrate operation of the configuration and fault makking proceasea.

### 10.3 Demonstrator Objectives

The objectives for the WINNER demonstrator are as follows:

1. To verify correct operation of the WINNER self-organising algorithm when implemented in hardware.
2. To provide a visual illustration of the operation of the algorithm that can be appreciated and understood by both expert and non-experta observers.
3. To verify the operation of the teating atrategy and the procedure for masking control circuitry fauls.
4. To act an a firt prototype which could lead towarda development of a large area ailicon demonatrator baned on WINNER.

### 10.4 Demonstrator Specification

Consideration of the hardware implementation of W/NNER has led to the following apecification for the demonatrator.

1. The demonatrator ahould be capable of configuring a functional array with 4 rowa and 4 columns from an array containing 6 rowa and 4 columns. It should ure the one-dimentional WINNER algorithm since as deacribed in chapter 6, this is the alsorithm moat likely to be used in practice.
2. The proceasor design in to be kept aimple by avoiding the use of selfteat circuitry aince this in the aubject of much reasarch elsewhere and is known to be posaible. It is considered adequate for the purposes of this demonatration to une a awitch on each cell to indicate the condition of the proceasor. This providea the flexibility to alter the fauls diatribution to teat and illuntrate varioua array configurations.
3. The configuration of the functional rows should be indicated vinually using LEDa or aimilar illuminating device. It ahould alno be ponible to configure the array in alow motion so that the interaction between REQueat and AVAlLability signala can be observed.
4. Correct functioning of the confgured proceanor array muat be demonatrated and it should be obvious to an obeerver that this is the case. Thia could be achieved by allowing the array to perform ita function on $x$ nown input data and observing the output.
5. The neceanary row telection circuitry for both inpute and outputs ahould be included.
6. The modified ucen-path tenting procedure is to be included and should permit detection and masking of real faults introduced into the control circuitry and inter-cell connections, for example, by ahorting wires together. This will neceanitate the development of an external temter for zenerating teat patterna, evaluating reaponsea from the array and producing the appropriate fault masking pattern. The location of the cell in which the fault was detected ahould be indicated visually.

### 10.5 Processor Array Function

Since the main purpose of constructing a demonatrator is to prove the operation of the WINNER algorithm and its associated teat strategy, the function of the procesors used in each WINNER cell and the function of the procensor array itself are of secondary importance. For this reason an array of very simple processing elementa ( $\mathrm{PEa}_{\mathrm{a}}$ ) hat been chosen. The array performa the multiplication of two binary numbera $A$ and $B$ using ripple-through $P E a$ and in shown in figure 10.1(a). The ith bit of $A, a, 0 \leq i \leq 3$ is broadcast to each PE in the th row, while the ith bit of $B, b, 0 \leq i \leq 3$ is brondcant to each PE in the ith column of the array. Each PE takes inputs $a$ and $b_{1}$, , and $c$ and generates a new value for and $c$ an thown in figure $\mathbf{1 0 . 1 ( b )}$. The valuea of a and $c$ are formed by multiplying the incoming bil from $A$ with that from $B$ and adding the product to the incoming a and $c$ values. The main array of PEs in figure 10.1(a) enerates all the partial producth required for the final reault and alno performs part of the task of aumming the partial producte. The remainder of the task in carried out by the extra row of full adders shown at the bottom of the main array. The product of $A$ and $B$ emergea an shown. The multiply function carried out by this array is ideal for this project becaure the PEa are very simple and, in addition, an observer will inatantly recognise whether or not the array is producing the correct product.

It will be noticed that the array thown in figure $10.1(\mathrm{a})$ containa diagonal


Figure 10.1: 4-bit by 4-bit array multiplier: (a) Multplier circuit, (b) Single cell.
connectiona between PEs. Theas munt be removed before the WINNER algorithm can be applied. Figure $10.2(a)$ showa the ame array redrawn without diagonal interconnectiona. An extra dummy connection has been made an shown in figure $\mathbf{1 0 . 2 ( b )}$ which enablea the diagonal path to be generated from two orthogonal paths. The function of the PE in otherwise unchanged.

### 10.6 Implementation Options

The circuitry for the cell to be used in the demonstrator can be implemented in a number of ways. Those which have been considered are dencribed below and one of the approaches ia selected for the design

### 10.6.1 LSI Components

The moat atraightforward implementation approach in to use atandard, offtheshelf componenta such as those available from the TTL or CMOS familiea of logic circuits. The appropriate componenta are simply aelected from the calalogue and the peb ia deaigned to interconnect them in accordance with the circuit diagram. However, although the circuitry required in the cell ia relatively aimple, 17 LSI chips would be required which together with the necesaary LEDs etc would result in a pcb of about 5 inches square. It was felt that this would in turn reault in an unacceptably large array size.

### 10.6.2 Custom Chip or Gate Array

In this approach, the circuitry for an entire cell would be placed on a aingle chip. A cell library is used to provide atandard functional blocks auch as gates and latches and these are placed on the ailicon and interconnected as required. The completed chip could then be used on a pcb together with the appropriate LEDa and switches. This approach would incur the least effort in pcb design but would be relatively inflexible in terms of ability to introduce falts at various locations within the cell.


Figure 10.2: Multiplier array redrawn with orthogonal interconnections: (a) Array, (b) Single cell.

### 10.6.3 EPROM Implementation

Since much of the circuitry required in the WINNER cell ia combinational logic, it ia poasible to design a compact circuit using EPROMs. EPROMs are Pronfammable Read Only Memorien, which can also be erased for alteration or re-uae by prolonged exposure to ultra-violet light. EPROMa can implement atruth table of combinational logic if data correaponding to the output required from each input addreas is atored in the memory. EPROMs are primarily designed for une in computer ayatema and an reault atore g-bit data words. One B-bit word in therefore output by the EPROM for each address input. The number of bits in the input address in determined by the size of the EPROM, with for example, $1 \mathrm{IK} \times$ EPROM having a 10-bit addreas. The mant coat effective EPROM at the time the design of the demonatrator wan being undertaken was an $8 \mathbf{k} \times 8$ device, having 13 addreas inputa. The advantage of uting EPROME in the demonatrator ia that the number of chip packages can be reduced. This reduces the peb aize and deaign time. However, the coat of uting EPROMs in approximately the ame an that for LSI devicea.

EPROMn have some of the advantages of both the custom chip approach and the LSI approach for this project. For this reamon they have been chowen as the method for implementing the combinational logic required in the cells. Careful partitioning of the circuit will be necessary to minimise the number of EPROMs required.

### 10.7 Demonstrator Circuitry Requirements

A block diagram of the demonatrator is ahown in figure 10.3, and showa the main components of the aystem. In addition to the 6 -row by 4 -column WIN. NER array, there are other circuita which are required to perform functions auch as generation and digplay of input data and resulta, row melection for the input and output of data to the array, and interfacing to the BEC computer. The circuits for these functions are described in more detail in the following


Figure 10.3: Block diagram of the WINNER demonatrator.
sections.

### 10.7.1 Circuit for the WINNER Cell

The circuitry required to implement a cell to the to the specification of the demonstrator is illustrated in figure 10.4. The functiona shown in blocka are implemented in separate EPROMa and are shown in detail in figurea 10.5 , 10.6 and 10.7. The inputs and outputs on the right hand aide of the cell each pass through a latch which is additional to the latch required for the scan path testing acheme. The extra latches aerve no function in the WINNER algorithm, but allow the array to be configured one step at a time by clocking the latchea alowly. The partitioning into circuita autable for EPROM implementation has been carried out so that the WINNER control circuitry which generates REQueat and AVAILability signala is in one EPROM, while the processor and data routing circuitry in in another. The logic involved in the wcan path teating circuitry requires two EPROMa for ita implementation as shown.

The logic levels of the input and output REQueat and AVAILability aignala are indicated by LEDs which are illuminated when the signal in at a high logic level. These LEDs are placed on the periphery of the cell correnponding approximately to the positiona where the aignala enter or leave the board. A awitch in included on each cell to aimulate the output of a alf-test circuit. The awitch controls an input to the EPROM which containa the control circuitry. A green LED at the centre of the pcb ia used to indicate the result of the amulated eelf-teat; if illuminated, it indicatea that the processor is functional, and vice-veraa. Another LED, also in the centre of the peb is used to indicate the position of cella which have been found to contain faulta during the acen path testing of the cell. A cell found to have a fault will cause its (red) LED to flash. Teat points have been included on each cell to allow the introduction of faults on the REQueat and AVAILabilty signal linea. Theae are not the only faulta which can be applied, but they are the ones most likely to be used to demonstrate the fault masking procesa.


Figure 10.4: Circuit diagram of the cell used in the WINNER demonstrator.




Figure 10.6: Equivalent circuit of the Processor PROM.

### 10.7.2 Other Circuitry

## Extra Row of Full Addera

This circuit has been implemented in a single EPROM, and takea ite inpute from the bottom of the WINNER array.

## Input/Output Row Selection Circuitry

The circuitry used in the input and output row selection arraya is purely combinational and can therefore be implemented using EPROMs. The circuita of the cells of the input and output selection arrays together with the circuitry placed on each EPROM are shown in figurea 10.8 and 10.9 reapectively. Sufficient circuitry for two rows of cella han been placed in a aingle EPROM, and three EPROMS can be cascaded to form input and output arrays of the required dimensions.


Figure 10.7: Equivalent circuit of the Scan PROM.


Figure 10.8: Equivalent circuit of the data entry PROM

## Data Generation and Dlaplay

The two data words to be multiplied together on the configured array are each generated by a circuit comprising a 4 -bit binary up/down counter circuit clocked by debounced awitchen. The value in the counters in displayed on 7 -segment LED diaplays with one of the values being fed to the input data row selection circuit, and the other directly to the cells in the array. The display circuitry also receivea the product generated by the array (via the output data row selection circuitry), and diaplays the reault. This should therefore be equal to the product of the two input numbers when the array has been configured.

## Scan Path Tenting Circuitry

Most of the circuitry required to implement the scan path teating procedure is embodied within the cella themselven. However, since a acan path ia required on the left and right hand sides of each cell and the cella have been designed with a scan path on only the right hand side, an extra acan path is required on the far left hand side of the array. This has been implemented in the ame manner as those within cells, except that hand wired boards have been


Figure 10.9: Equivalent circuit of the data output PROM.
used.

### 10.8 External Testing

The acan-path teating procedure requirea the use of an external teater which is known to be fully functional. The teater muat be capable of applying teat patterns to the array via the acan patha, receiving the reaponsea from the array, and generating the appropriate fault manking patierne. These muat then be loaded into the acan patha before configuration commencea. It in poasible to deaign a piece of dedicated hardware to perform thia tank but it would be very inflexible to changea in test pattern, and would take conaiderable time to design and conatruct. A better approach, and the one adopted in this project is to ume a computer and program it to perform the required task. We have used a BBC computer, with the I/O and printer porta being uaed to tranafer data. A circuit has been designed which providea the neceanary interface between the computer and the array.

### 10.8.1 Computer Interface circuitry

The BBC computer has insufficient input/output porte to allow one port to be dedicated so each of the inpute and outputs which require to be monitored. For thin reanon an interface circuit between the computer and the array ia required. The function of the interface circuit is to provide a eet of latches with one latch for each input and output. A multiplexer arrangement is included so that different abbeta of latches can be aelected. The computer can then either write to the subaet, or read from it as required.

### 10.8.2 Testing Software

The BASIC program which runs the teat sequence is included in Appendix C together with a brief description of it operation. The program makes full une of the PROCedures available in BBC BASIC and in therefore relatively enay to read. The inatructions for metting the varioun array inputs to TRUE or FALSE have also been written so that a ample procedure call is all that in required to change the value of an input. The program has been deaigned so that it operatea on menu basin. The operation of the array can therefore be controlled without knowing the details of how the program operatea.

### 10.9 Demonstrator Results

A photograph of the completed demonatrator aystem together with computer and computer interface is shown in figure 10.10. A clone-up photograph of a single cell of the WINNER array il shown in figure 10.11 , and a configured array is shown in figure 10.12. Thia hat been taken through a red filter wo that only the REQuest signals can be seen. These indicate the ponitions of the functional rown.

The completed demonatrator operatea fully to apecification and has been demonatrated to many people. The configuration can be obeerved in alow motion and the interaction between REQueat and AVAILability aignala can be aeen clearly. The diaplay of the product generated by the array in always



Figure 10.11: Single cell of the demonatrator array. The values of the REQuest and AVallability inputs and outputa are indicated by the red and green LEDs respectively.
correct when the acan path teat han been carried out and when the array is in configuration mode. When the distribution of processor faulta is altered by adjusting the poaitions of the awitches, the diaplay of the reault generated by the array multiplier returna to the correct value after a brief tranaient period while the array is reconfiguring.

The teating procedure based on the BBC computer is rather slow. However, thia in a feature of the BBC and the way in which the program has been written. It could be greatly speeded up by writing critical portions of the program in machine code or by uaing a more powerful computer. A dedicated circuit to generate the test patterns would also operate much more rapidly.


Figure 10.12: Photograph of the demonstrator array when configured for a particular fault diatribution. (Taken through a red filter to highlight the configuration patiern.)

The problem ia of little consequence to the WINNER algorithm itaelf.
Real faulta, wuch atuck-at-] or 0 can be introduced into the control circuitry via the teat pointa on the peba, or by other meana, and these are all correctly detected by the test sequence and the culprit cell identified by a flanhing LED. Subsequent configuration of the array thowa that the cell into which the fault has been introduced ham been correctly avoided and in not part of a functional row even though it may appear to be outputing TRUE AVAlLability signale. The resultins product is also correct.

### 10.10 Concluding Remarks

The main purpose in constructing a self-organising array hased on WIN. NER wan to demonstrate that the ideas proposed in chaptera 5 and 9 are sound and practically realisable. We have shown this to be the case, and have not encountered any unforteen problems. Further work towards the development of a large area monolithic device based on WINNER ean now be undertaken, confident in the knowledge that the underlying configuration and fault-manking techniques are sound.

## Chapter 11

## Applications of WINNER

### 11.1 Introduction

The WINNER self-organising technique deacribed in the previous chapters can potentially find use in aeveral different applications. In this chapter we briefly outline aome of these applications and provide an indication of the apecific details of each in terms of special implementation requirements. The firat section is concerned with the types of proceasor array which could benefit from technique like WINNER, while later aection focus on the application of WINNER to various different implementation approaches. The chapter is not meant to provide complete details of how WINNER would actually be used in each application, since this would constitute a thesis in its own right.

### 11.2 Application to Processor Arrays

As was deacribed in chapter 2 , arrays of proceasing elements are finding increaning use in high performance computera and in digital aignal proceasing epplications. In this aection we briefly mention several processor arraya which are currently of interest in syatem deaign and in which the WINNER aelforganising technique could be used.


Figure 11.1: Schernatic view of the Transputer.

### 11.2.1 The Traneputer

Transputer chipa are manufactured by Inmos Ltd, ace Inmos (1984). A Transputer is easentially a RISC microprocesaor with additional circuitry to provide it with four high tpeed bi-directional serial data links. The links are completely asynchronous and have been designed to allow easy interconnection of many transputera in an array. A achematic view of a Transputer is shown in figure 11.1. The connectivity of the array can be deaigned to auit the problem in hand. For orthogonally interconnected arrayb, or arrays which can be tranaformed so that they contain only orthogonal interconnections, it would be poasible to use WINNER to provide the basis of a fault tolerant capability. Such arrays are useful in image proceasing applications, where part of an image might typically be allocated to each procesaor in the array. An array of tranaputera ia a SIMD machine aince each tranaputer can contain a aeparate program and operate on aeparate data.

An advantage of the transputer in the context of WINNER is that the kerial nature of the interconnecting linke means thet only ateir of wires requirea to communicate in each of the four directions. Thin meana that routing of the dalan lines can be achieved with very little hardware. Currently,


Figure 11.2: Schematic view of the ICL DAP.
the transputer in not able to test itaelf, so some external mechanism would be required to perform thim function.

Being a aingle chip, the transputer aleo lenda itaelf to wafer acale integration, althoush at present, the size of the chip meana that the neceasary yield of chips on the wafer is likely to be inaufficient for economic production.

### 11.2.2 The Distributed Array Proceasor (DAP)

The DAP (Reddaway, 1973) is built by 1CL and is a high-performance general purpose array processor which aupporte a high level language called DAP Fortran. The DAP can be programmed to perform many tank in the field of digital ignal processing including apeech processing and image proceasing. It is a SIMD machine and containa a 64 by 64 array of bit-level proceasing elementa each having itbita of memory. The proceasing elementa communicate with neighbouring elementa via an orthogonally interconnected meah as shown in figure 11.2. Each procemaing element in the DAP in currently implemented using eeveral separate chipa but communication between elemente
ia by aingle bit aignal lines, which is ideal for WINNER.

## 11.2.s Digital Signal Proceasing Arraya

Under thin heading in grouped a number of arrays which eanentially perform a fixed tank although they are programmable in terma of coefficienta and operands. Their purpone is to perform a limited clasa of operations very rapidly on atreams of high speed data. Functions may include matrix operations, filtering operations auch as filter banks as well a predefined operations on imagea, auch as edge detection and segmentation. Arrays can be built from standard chips auch as multipliers, cascadable filters or microproceasors apecifically denigned for use in digital agnal proceasing arraym, auch an the Sywtolic Node chip (Hargrave, 1986) which ia currently under development at STL.

Since the procesming elementa tend to be available angle chipa there is great potential for improved performance by implementing arrays as monolithic circuite.

### 11.3 Application in Array Implementation

The following applications of the WINNER self-organising technique are presented in order of increasing difficulty of implementation.

- High availability applications,
- Implementation as part of an active aubatrate in a silicon hybrid,
- As the configuration technique in Wafer Scale Integration,

It should be poasible to use WINNER in all of the above applications without much extra effort and withoul any modification to the basic WINNER algorithms or hardware. In the following sectiona, we deacribe the easential featurea of each application and the main problema which must be addreased

### 11.4 High Availability Systems

A High Availability aystern is one which although not able to tolerate faulta as they occur can nevertheleas rapidly reconfigure iteelf to avoid the fault. This means that the user of the aystem would receive corrupted out put data for a short period while the syatem reconfigurem. High availablity ayatems are uneful both in remote applications auch an antellites, where manual repair is not practical, and in applications where the time to carry out manual repair would be unacceptable.

With the increasing intereat in parallel processing techniques as a means of achieving high performance computers, there are aeveral computing machines available which conaiat of two-dimensional arraya of processing elements. In general, currently available technology doee not permit theme arrays to be implemented as aingle chipa due to the overall complexity of the ayatern, and the arraya are usually partitioned into a number of printed circuit boards. When the processor array is manufactured, it in tested to check that it is fully functional. However, when in eervice, it is posnible for componenti of interconnections to fail and automatic repair would be edvantageous in many applications.

WINNER could be used to provide thin automatic repair capability. A apecial feature of this application in that all the circuitry involved, including that apecific to $W I N N E R$ is fully functional at the atart of the life of the ayatem. This is different to the other potential application of the technique. As a reault, a atraightforward implementation of the WINNER control circuitry together with self-test of the processor is all that is required.

### 11.4.1 Special Considerations

Self-Telt
Some mechanism in required by which the array can be informed that it contains a fault. The eimpleat, but not very satisfactory approach could involve the uaer who could initiate a reteal and reconfiguration when he
detecta an error. A better method would be to atomatically perform a nelf-tent at regular intervals of whenever the procensor is ide. Any detected faules could then be avoided by reconfiguration

In syatema conatructed from a number of interconnected printed circuit boarda, the moat likely failure mechaniam ia a fault occurring at the interface between different levela of integration. In a typical ayatem inter-chip communication might include the following interface: chip-to-package, package-to-board, board-to-backplane, backplane-to-board, board-to-package, and package-to-chip. Since the interconnectiona between individual procesora are likely to involve communication acroas aome of these interfaces, the selfteat approach used in the aystem must be capable of checking the interprocessor connections.

## Control Circultry

At the start of the life of the aytem, each control circuit will be fully functional. If the control circuitry in implemented on a aingle chip it will have a small probability of failure compared with the reat of the procestors. However, aince the most likely cause of failure is the interconnection between boarda, the operation of the configuration circuitry could be significantly affected aince aignals are passed between procesaing elementa. Fault in the interconnectiona between control circuita in adjacent cella can be tolerated by taking advantage of the active and pasase conditions which were deacribed in chapter 9. In this application, we simply need to deaign the input lines to the control circuita auch that if the line is open-circuit, it is pulled low and as a result appeara to be a pasaive input level. This will reault in the circuit receiving the passive signal treating ita neighbour an if it was a faulty cell, and ignoring it.

### 11.4.2 General Comment.

One of the advantaget of using WINNER in a high-availablity application based on an array of peba is that only a amall number of redundant elementa
are required. This is because the manufacturer can enaure that all of the array elementa are fully functional before inatalling the ayntem, and aufficient apare capacity need only be provided to cope with the axpected failure and repair ratea. The minimum requirement is one spare row, but provided that not more than one fault occura in any column, aeveral faulta can be tolerated by the apare cella. This reaula in a very coat-effective aolution and enables the array to be configured automatically whenever a fault in detected.

### 11.5 Silicon Hybrids

In a conventional hybrid, individual dice, or chipa mounted in leadleas chip carriers are bonded to a ceramic tubstrate. The subatrate providea the required interconnectiona between the chips through metal tracks (uaually sold) which are screen-printed onto ita surface. This approach has been uned for many yeari and offers much reduced aize of ayblem implementation. However, further miniaturisation using the conventional hybrid technique it limited by the low density of interconnect possible on the ceramic substrate. For thia reason the replacement of the ceramic subatrate with a ailicon wafer or part wafer han been the aubject of research for several yeara.

A Silicon Hybrid it a compromise between a conventional hybrid circuit and Wafer Scale Integration and ham many advantagea over conventional hybrids, a few of which are listed below: (Hagge, 1988)

- Wafers can use integrated circuit lithography techniques to generate the high density interconnections,
- Silicon hybride can have active substrates, in which some components are fabricated in the aubstrate material and othera bonded to the aurface.
- The higher density interconnect meana that chip-to-chip propagation delays are reduced due to shorter interconnections,


### 11.5.1 Requirement for Fault Tolerance

An advantage of both the conventional hybrid approach and the silicon hybrid approach from the point of view of fabrication in that each chip to be bonded to the aubatrate can be fully teated before use. In addition, the interconnectiona on the ailicon aubatrate can be checked by a probe teat. During asaembly, however, the bonding pracena may not have a $100 \%$ yleld, which will result in mome auhatratea being faulty. At present, the technology of ailicon hybrida ia immature and no firm detaila are available on the reliability of the bondins process. It in likely that the faulty bonds may be able to be repaired by being reflowed, but in applications involving large numbers of chips each with a dense pinout structure it in likely that repair may prove coaty.

An approach which could avoid having to locate and repair bonding defecta if a 2-dimensional array in to be fabricated is to ure the WINNER technique and implement the control circuitry in the active aubatrate of the hybrid. A further advantage of thia approach would be that faulta occurring in-mervice can also be automatically tolerated.

Placing the confguration control circuitry in the active aubatrate meana that it remaina entirely separate from the chipa being attached to the aurface of the silicon. Aa a reault, no alterations are required to the chipa themselven and ao atandard componenta can be used. The only requirementa are that the procemara are aelf-teating and that the yield of the control circuitry ia aufficient to allow a high percentage of the active aubstrater to be fully functional. There in already a trend towards welf-teating chipesince they reduce teat timea in conventional atand-alone chipa and if thia trend continuea, auch chipa would be ideal for use in tilicon hybrids.

### 11.6 Wafer Scale Integration

Wafer Scale Integration (WSI) in poanibly the moat demanding epplication of both the WINNER technique and the silicon proceal being uned. In WSI, no
component can be fuaranteed to worl and the beta one can do in to enaure that the procean han ayield which, on averame, producen acceptable reaulta.

The original idea behind W/NNER was to develop a confguration technique auitable for enabling WSI, or at leat, large chipa to become a reality for 2-dimensional arrayn of proceasors. We believe that the techniques have been developed to the stage where it in appropriate to conaider building a WSI demonatration. However, the configuration of the proceasora ia not the only problem involved in WSI, and the following liat highlight sorne of the other areat which must be conaidered to be aucceasful in WSI.

- Control circuit yield,
- Power supply distribution and integrity,
- Clock line diatribution and integrity,
- Disconnection of faulty processors,
- Fault model for the proceas being uaed,
- Lithograpic techniques for large area exposure,
- Packaging techniquea,
- Thermal management within the package,

Some of these problems have been addreased within thit project and the resulta reported in thia thesis. These include techniques for improving control circuit yield, and atudy of integrated circuit fault dintributions. It ia not posible to address the other problema here since they are beyond the acope of thin theais. However, same work has been done in the context of apecific WSI architecturea on the distribution of power and clock signala by Warren et al, (1986) and Coleman and Lea (1986). The problem of disconnecting faulty processora is ditcussed by Warren and Lea, (1987). Problems agaociated with packaging and thermal management have been contidered by Pitt (1987).

## Chapter 12

## Conclusions and Further Work

### 12.1 Conclusions

In this thesis we have presented the reaults of a project concerned with research into configuration techniques auitable for use in Wafer Seale Integration. Motivation for the renearch has been generated from two independent directiona. Firstly, the increaning trend towarda regular parallel proceaming architecturea ielisely to have a aignificant, beneficial impact on the demign of integrated circuits and enable very large chipa to be deaigned with moderate effort. Thil increane in the level of integration ahould then feed back into the field of parallel processing in the form of reduced hardware conta etc. Secondly, these large chipn are at prement impoasible to produce aucceafully due to the fabrication defecte which are always introduced during ailicon proceaning. A atudy of parallel processing trends and of the fault diatributions occurring in integrated circuita han been carried out and the reaulta have been presented.

A detailed atudy of published approaches to the problem of configuring a 2-dimenaional array has been carried out. Each euthor proposea hin own approach to arranging the awitching elementa which perform the routing of date to avoid fault elementa. Meny different methode of implementing the awitching elementa are also proposed and we have developed clamifications for the awitch organisation methoda and implementation methoda. We show that there ia an alternative, novel approach to configuration which han not
been addrested in the literature, namely that of Self-organiaation.
In the remainder of the thesin we have concentrated on developing the concept of self-organisation. We have proposed a novel algorithm, called WINNER by which a 2-dimenaional array can avoid the faulty processing elementa and organiae itaelf into anctional array without any external ansiatance. We have performed simulationa which compare the performance of WINNER with other publiahed techniques. We show that the configuration performance of WINNER is comparable to other approaches when procesaor yield is $\mathbf{8 0} \%$ or more, although it becomea less competitive at lower yields. In addition. WINNER has meveral advantages.

- The array can configure itaelf automatically without the need for external atsiatance,
- The self-organising algorithm is fully convergent and cannot become unstable,
- The control circuitry associated with each cell in the array is aimple, about $\mathbf{2 0}$ gates, reaulting in a low hardware overhead. In fact for arrays with more than four spare rows, the overhead is leas than the competing approachen,
- The control circuitry has the inherent ability to tolerate certain faults occurring within it. In addition, it can be deaigned ao that it can tolerate a range of other faults without affecting the operation of the remainder of the array,
- The technique resulta in good utilisation of the functional processors particularly when processor yield ia greater than $80 \%$,
- No global control lines are required,
- The array is potentially capable of being re-configured in the event of an in-service failure and could therefore be useful for remotely sited equipment, or in equipment requiring a very fast repair time.

The fact that the hardware overhead of the WINNER technique comparen favourably with competing techniquek ia a somewhat aurpriaing reault. It is due to the fact that the required configuration of the functional array is calculated by the control circuitry itself and as a reault there ta no need to use latches to atore awitch control information within the array.

A weakneak of any fault tolerant atrategy is that faults occurring in the awitching circuitry can render the entire array unusable. This problem does not appear to have been addreased in the configuration techniques published in the literature. However, we have dhown that the WINNER epproach has the intrinsic ability to tolerate some faulte in the control circuitry. In addition, we have developed a technique which enables many more control circuit faulta to be tolerated automatically. We have also ahown that all of the control circuite in the array can be fully checked by a aimple external teat if a aimple novel acan-path arrangement ia incorporated into the array. Faulty control circuits can aubsequently be masked from the reat of the array before configuration take: place.

We have Shown that the WINNER concept in practically realianble by constructing a amall demonatrator based on an array of printed circuit boards. The array demonatratea the operation of the basic WINNER configuration algorithm and alao allows real faults to be introduced into the control circuitry (by ahorling signal linea high or low). These faulta are then detected by the acan-path teating acheme and after their effect hat been maked from the reat of the array correct configuration of the array ia demonatrated. Aa deacribed in the following section, the WINNER technique is currently being uaed by a UK company as part of their reaearch into Wafer Scale Integration.

Finally, we have briefly outlined some of the applications which could benefit from the WINNER approach. These include high-availability aymtems, ailicon hybrid construction and reliability improvement, and Wafer Scale Integration. We have identified several ayatems using orthogonally inverconnected array: of processors which could potentially benefit from the WINNER technique.

### 12.2 Suggestions for Further Work

As far as poasible, the problems concerning the application of WINNER to orthogonally interconnected two-dimentional array han been addreased within this thesis. In the context of further research outaide the acope of this thesis, however, there are several areas on which attention could be focuned.

### 12.2.1 Fabrication of a Monolithic circuit

The real teat of WINNER will occur when it is uned in the design and fabrication of a monolithic circuit. It is only when used in a real application that the technique will be fully tested and any weaknesses uncovered.

In the past few montha, a British company has shown intereat in the WINNER technique and intends to use it as the basis for its in-house research program into wafer scale integration. Thia ievery encouraging both from the point of view of WINNER and of the long term view and commitment being shown by the company concerned.

The project will contain a number of atages, the firat of which will be to demonstrate that the control circuitry can be fabricated with a aufficiently high yield and that some functional devices can be obtained. Initially only a very simple procesaing element will be uned, such as that used in the demonatrator reported in chapter 10 . If neceasary, the dual-rail techniques described in chapter 9 will be used to increase control circuit yield. When it han been demonstrated that aufficient control circuit yield can be achieved, a larger processor will be used and a practical wafer acale circuit will be detigned.

At present the project is at an early stage and no results have yet been obtained.

### 12.2.2 Extension to Tree Structures

It may be possible to apply the concept of melf-organisation to other interconnection patterns, in particular to tree structurea. Tree atructures are of
intereat in the field of artificial intelligence because they allow searching of rule basea to be carried out in parallel (Hillia, 1986). One of the attractions of the tree structure, particularly in wafer acale integration in that only a single processing element needs to communicate with the outaide world. However, one of the problems of developing a aelf-organiaing tree atructure is that the optimurn configuration in likely to depend on the size of the tree which can be configured, and of courae this will not be known at the atart of the configuration proceas.

### 12.2.3 Fault Tolerant Switching Networks

There ia much interest in the literature in Interconnection Net works for computers; see for example the review by Adama, Agrawal and Siegel (1987). Engineern are interested in designing switching networks capable of interconnecting any of group of machines to any other in the group. This represents a challenge in itself in terms of deaigning a awitch with the appropriate trade-off between hardware used to implement the awitch and the flexibility of the awitch. Also of intereat in the ability of the interconnection networks to tolerate faults, so that in the event of a fault in the awitch, an alternative route between the required machinea is available.

The link between this work and WINNER is that WINNER is a type of fault tolerant switching network. It may be possible, with some modification of the particular WINNER algorithm preaented in thia theas, to apply a aimilar approach to this area. For example, in an interconnection network, the removal of a connection between two parties should have no effect on the machines atill connected. In the basic WINNER approach, the removal of a functional row would cause all functional row below the one removed to reconfigure to take up the vacated space.

An initial, very brief study has been carried out which augeata that thia problem can be overcome by including latchea in the WINNER control circuitry to store the configuration pattern of each functional row until the row ia no longer required. Space vacated by the removal of interconnectiona would
be uned wherever poasible when new interconnection are set up. However, much more work in required in this area before useful algorithma emerge.

## Bibliography

Adams G B, Agrawal D P and Siegel H 3 (1987), Fault-Tolerant Multistage Interconnection Networks, IEEE Computer, June 1987, pp 14-27.

Aubusson R C and Catt I (1978), Wafer Seale Integration - a Fault Tolerant Procedure, IEEE J of Solid State Circuite, Vol 13, No 3, pp 339-344.

Avizienis A, (1976j, Fauft-Tolerant Systems, IEEE Trana. on Computers, C-25, No.12, December 1976, pp 1304-1312.

Barsuhn H (1969), Functional Wafer - A New Step in LSI, 1977 European Solid State Circuite Conference (Ulm, Germany), pp 79-80.

Bentley L and Jesshope C R (1986), The Implementation of a Two-dimensional Redundancy Scheme in a Wafer Scale High Speed Disk Memory, in Wafer Seale Integration, C R Jeashope and W R Moore eds, Bristal UK, Adam Hilger, pp 187-197.

Calhoun D F (1969), The Pad Relocation Technique for Interconnecting LSI Arrays of Imperfect Yield, Proc 1969 Fall Joint Computer Conference, pp 99-109.

Catt I (1981), Wafer Scale Integration, Wireleas World, July 1981, pp 57-59.
Chapman (1985), Laser-Linking Technology for RVLSI, Proc International Workshop on Wafer Scale Integration, Southampton University, July 1985, pp 204-215.

Chen W, Mavor J, Denyer P B and Renahaw D (1988), Superchip Archiseture for Impiementing Large Integrated Systems, Proc IEE Part E, Vol 135, No 3, May 1988, pp 137-150.

Cliff R A and Rao T R N (1974), Improving Yield of LSI Memory Chipa bv the Application of Coding, 8th Princeton Conf on Information Science and Syatems, pp 386-390.

Cole B C (1985), Wafer Scale Integration Faces Pessimism, Electronics Week, April 1, 1985, pp 40-53.

Coleman J N and Lea R M, (1986), Clock Distribution Techniques for Wafer Scale Integration, in Wafer Scale Integration, eda Moore and Jenshope, Adam Hilger, 1986, pp 46-53.

Daniels R G and Bruce W C (1985), Built-in Self-teat Trends in Motoroia Microprocesaora, IEEE Design and Teat, April 1985, pp 64-71.

Eckert J P Jr, Weiner J R, Welah H F and Mitchell H F, (1951), The UNIVAC Syatem in Bell and Newell 1971, pp 157-169.

Eichelberger E B and Williams T W, (1977), A Logic Design Structure for LSI Teasability, 14th Annual Deaign Automation Conference, June 1977, pp 462-468.

Evans R A, McCanny J V, McWhirter J G, McCabe, Wood Dand Wood K W (1983), A CMOS Implementation of a Syatolic Multi-bit Convolver Chip, Proc VLSI-83, Trondheirn, Norway, 1983, pp 227-235.

Evans R A (1985), A Self Organising, Fault Tolerant, e-Dimensional Array, Proc. VLSl-85, Tokyo, Japan, ed E Hoebst, North Holland 1986, pp 239-248.

Evana R A, McCenny J V and Wood K W (1985), Wafer Scale Integration Based on Self-Organisation, Proc. Workshop on Wafer Scale Integra-
tion, Southampton, ed C Jeashape and W Moore, Adam Higer, 1986, pp 101-112.

Evana R A (1986), Wafer Scale Integration of Syatolic and other Two-dimensional Processor Arrays, proc IFIP Workshop on Wafer Scale Integration, Grenoble, March 1986.

Evana R A and McWhirter J G (1087), A Hierarchical Testing Strategy for Self-organising Fault-tolerant Arraya, in 'Syatolic Arraya', eda Moore, McCabe and Urquhart, Adam Hilger (Bristol) UK, pp 220-238.

Evans R A (1989a), Wafer Scale fintegration in Design and Teat Techniques for VLSl and WSI Circuite, R E Massara ed., Peter Peregrinus Ltd, London, to be publinhed 1989.

Evans R A (1989b), Self-Organising Arrays for Wafer Scale Integration in Design and Test Techniques for VLSl and WSI Circuits, R E Massara ed., Peter Peregrinus Lid, London, to be published 1989

Ferris-Prabhu A V, Smith L D, Bongea H A and Paulsen J K (1987), Radial Yield Vartations in Semiconductor Wafers, IEEE Circuits and Devicea Magazine, Vol 3, No 2, March 1987, pp 42-47.

Fitzgerald B F and Thoma E P (1980), Circuit Implementation of Fusible Redundant Addresses in RAMs for Productivity Enhancement, IBM Jorrnal or Reaearch and Development, Vol 24, No 3, pp 291-298.

Flynn M J (1972), Some Computer Organisations and their Effectiveness, IEEE Trans on Computera, C-21, pp 948-960.

Franzon P (1986), Interconnect Strategies for Fault Tolerant 2D VLSI Ar. rays, proc ICCD, 1986.

Frohwerk R A (1977), Signature Analyais - a new Digital Field Sermce Method, Hewlatt Packard Journal, May 1977, pp 2-8.

Gaverick S L and Pierce E A (1093), A Single Wafer 16 -point 16 MHz FFT Processor, Proc 1983 Cuntom Integrated Circuit Conference, IEEE, pp 244-248.

Grinbera J et al (1984), $s D$ Computing Struetures for High Throughput Information Proceazing, in VLSI Signal Processing, P R Cappello ed, 1984, pp 2-14.

Gupta A and Lathrop J W (1972), Yield Analyais of Large Integrated Circuit Chips, IEEE J. Solid-State Circuits, vol SC-7, pp 389-395, Oct 1982.

Hargrave P J (1986) A VHPIC Node Processor, Proc 1986 Military Microwave Conference, pp 405-410.

Hagge J K, (1988), Ulira-reliable Packaging for Silicon-on-silicon WSI, 38th Electronic Componenta Conference, May 1988.

Hedlund K S and Snyder L (1982), Wafer Seale Integration of Configurable Highly Parallel (CHiP) Processor, Proc 1982 Int Conference on Parallel Processing, IEEE, pp 262-264.

Hedlund K (1985), WASP - A Wafer Scale Systolic Processor, proc ICCD 1985, pp 665-671

Hillia W D (1986), The Connecion Machine, MIT Preas, Cambridge, Manaehusetta, ISBN 0-262-08157-1, 1986.

Hockney R W and Jeamope C R (1981), Parallel Computers, Adarn Hilger Led, Briztol, UK.

Holland J H (1959), A Universal Computer Capabie of Executing and Arbitrary Number of Sub-programa Simultaneously, Proc 16th East Joint Computer Conference, pp 108-113.

Haia Y, Chang G C C and Erwin F D (1979), Adaptive Wafer Scale Integration, Proc 11th Conference on Solid State Devices, Tokyo, Jap J of Applied Physict, Vol 19, pp 193-202, Supplement 191.

Hu S M (1979), Some Considerations in the Formulation of IC Yield Statistica, Solid State Electronics, Vol 22, pp 205-211, February 1979.

Inmos Ltd (1984), Inmas Preltminary data theet IMS T4Q4 Tramaputer, 1984.
Katevenis M G H and Blatt M G (1985) Switch Design for Soft-Configurable WSI Systems, Proc 1985 VLSI Conference.

Kent F P (1983), Yield Enhancement of Integrated Circuits by Fault Tolerant Design, BSc Project Report, Univeraity of Southampton.

Ketchen M B (1985), Point Defect Yield Model for Wafer Scale Integration, IEEE Circuita and Devices Magazine, July 1985, pp 24-34.

Kobayashi A, Matsue S and Shibe H, (1968), A Flip-flop circuit with FLT (Fault-location-technique) capability, (in Japaneae), Proc 1968 IECEO Conference, p 962.

Kuck D J (1977). A Survey of Parallel Machine Organisation and Program. ming, IEEE Trans Comput. C-17, pp 758-70.

Kung H T (1980), Algorithms for VLSI Processor Arrays in Introduction to VLSI Systems by C Mead and L Conway Addison-Wealey 1980, p 271.

Kung S Y and Gal-Ezer R J (1982), Synchronous ve. Asynchronous Computation in VLSI Array Processors, Proc SPIE Conference, 1982, Arlington, VA.

Landman B S and Russo R L (1971), On Pin versus Block Relationship for Partition of Logic Graphs, IEEE Transactions on Computers, Vol C-20. No 12, December 1971, pp 1469-1479

Lathrop J Wet al (1967), A Diseretionary Wiring System as the Interface Befveen Desigh Automation and Semiconductor Manufacture, Proc IEEE, Vol 55, 1967, pp 1988-1997.

Laweon T R Jr (1966), A Prediction of the Photoresiat Influence on Inteprated Circuit Yield, SCP and Solid State Terhnology, July 1966, pp 22-25.

MacWilliarm F J and Sloane N J (1077), Theory of Error Correeting Codes, Elsevier, North Holland, 1977.

Mangir T E (1984), Sources of Failures and Yield Improvement for VLSI: Part 1, Proc IEEE, Vol 72, No 2, June 1984, pp 690-708

Manning F B (1977), An Approach to Highly Integrated Camputer-maintained Cellular Arroys, IEEE Trans on Computera, C26, pp 536-552.

McCanny J V and McWhirter J G, (1082), Implementation of Signal Processing Functions using 1-bit Syatolic Arraya, Electronica Lettera, Vol 18, 1982, pp 241-243

McCanny J V and Mc Whirter J G (1983), Yield Enhancement of Bit-ievel Syatolic Array Chipa using Foult Tolerant Techniques, Electronica Letters, Vol 19, No 14, July 1983, pp 525-527.

Meindl J D (1085), Interconnection Limits on Ulire Large Seale Integration, Proc VLSI-85, Tokyo, North Holland, pp13-19

Meind J D, 1987, Chips for Advanced Computing, Scientific American, October 1987, Pp 54-62.

Moore G E (1970), What Level of LSI is deat for you P, Electronica, Val 43, pp 126-130, February 161070.

Moore W R and Day M J (1984), Yield Enhancement of a large Syatolic Array Chip, Microelectronice and Reliability, Vol 25, No 2, 1985, pp 291294.

Moore W R and Mahat R (1985), Fault Tolerant Communicationa for Wafer Scale Integration of a Processor Array, Microelectronice and Reliability, Vol 25, No 2, 1985, pp 291-294.

Moore W R, Mc Cabe A P H and Bawa V (1986), Fault Tolerance in a Large Bit-level Syatolic Array, in Wafer Scale Integration, C R Jeashope and W R Moore eds, Briatol UK, Adam Hilger 1988, pp 259-272.

Moore W R (1986), A Review of Fault Tolerant Techniques for the Enhancement of Integrated circuit Yield, IEEE Computer, Vol 745, No 5, pp 684-698.

Moriaon J D, Peeling N E and Thorp T L (1082), ELLA: A Harduare Description Language, Proc IEEE ICCC'82, September 1982, pp 604-607.

Muroga S (1982), VLSI Syatema Deaign, Publ. John Wiley and Sona, pp 264-266.

Murphy B T (1064), Cost-Sise Optima of Monolithic Integrated Cirevits, Proceedinge IEEE, Vol 52, December 1964, pp 1537-1545.

Mupphy B T (1971), Comments on: A New Look at Yield of Integrated Cir. cuils, Proc IEEE, Vol 59, July 1971 p 1128.

Nomura H (1985), Current Status, Future Trends and Impaet of VLSI, Proc VLSI-85, Tolyo, North Holland, p 3-11.

Paz $O$ and Lawaon T R (1977), Modification of Potason Statiatics: Modelling Defects Induced by Diffusion, IEEE J. Solid State Circuite, Vol SC-12, Octaber 1977, pp 540-546.

Peltzer D (1983), Wafer Seale Intepration: The Limits of VLSIP, VLSI De--ign, September 1983, pp 43-47.

Peltzer D L (1983), Wafer-Seale Integration: The Limits of VLSIP, VLS] Denign, September 1083, pp 43-47.

Perlof D S, Wahl F E, Mallory C L and Mylroie S W (1981), Mieroelectronic Teat Chipa in Integrated Circuit Manufacturing, Solid State Technolory, Sept 1981, pp 75-80.

Petritz R I (1987), Current Status of LSI Technology, IEEE J of Solid State Circuits, Vol SC-2, No 4, 1967, pp 130-147.

Pitt K E G, (1987), WSI Packaging Problema, Proc IFIP Warkshop on Wafer Scale Integration, Brunel Univeraity, 1987

Poan J G (1981). What to do when the Bits go out, Electronics, July 28, pp 117-120.

Price J E (1070), A New Look at Yield of Integrated Circuita, Proc IEEE, Vol 58, August 1970, pp 1290-1291.

Raffel J I, Anderaon A H, Chapman G H, Gaverick S L, et al (1983), A Demonatration of very large area Integration using Laser reatructuring. Proc 1983 Int Symp. on Circuita and Syatems, IEEE, pp 781-784.

Reddaway S F (1973), DAP - A distributed array processop, lat annual sympoaium on Computer Architecture (IEEE/ACM), Florida.

Rhodes F M (1986), Performance Characteristies of the RVLSI Technology, Proc IFIP Workshop on Wafer Scale Integration, Grenoble, France, 1986.

Rogers T J (1982), Redundancy in RAMa, proc Int. Solid State Circuits Conference, February 1982, pp 228-229.

Sack K A (1964), Evolution of the Concept of a Computer on a Shece, Pror IEEE, Vol 52, 1964, pp 1713-1720.

Sami M and Stefanelli R (1983), Reconfigurable Architectures for VLSI Proceasing Arrays, Proc 1983 AFIPS National Computer Conference, Anaheim, California, pp 565-577.

Sami M G and Stefanelli R (1984), Fault Tolerance of VLSI Processap Arrays - the Time-Redundant Approach, Proc Real Time Syatems Symp, IEEE. Austin.

Shaver D C (1984), Electron-Beam Cuatomisation, Repair and Teating of Wafer Seale Circuits, Solid State Technology, February 1984, pp 135-139.

Shore J E (1973), Second Thoughts on Parallel Processing, Comput. Electrical Eng, Vol 1, pp 95-109.

Siegel H J, Siegel L J, Kemmerer F C, Mueller P T Jr, Smalley H E Jr and Smith S D (1981), PASM: A Partitionable SIMD/MIMD System for Image Processing and Pattern Recognition, IEEE Trans on Computers. Vol C-30, No 12, 1981, pp 934-946.

Siewiorek D P and Swarz R S (1982), The Theory and Praetice of Reliable Syatem Design, Digital Press, 1982, ISBN: 0-932376-13-4.

Slotnick D L, Borck W C and McReynolds R C (1962), The SOLOMON Computer, AFIPS Conf proc. 22, pp 97-107.

Smith R T (1981), Using a laser beam to substitute good cella for bad, Electronics, July 28, 1981, pp 131-134

Stapper C H, Armstrong F M and Saji K (1983), Integrated Circuıt Yield Statistics, Proc IEEE, Vol 71, No 4, April 1983, pp 453-470.

Stapper C H (1985), The Effecta of Wafer to Wafer Defect Denaity Variations on Integrated Circuit Defect and Fault Distributions, IBM J. of Remearch and Development, Vol 29, January 1985, pp 87-97

Stapper C H (1986), On Yield, Fault Distributions and Clustering Partieles, IBM Journal of Research and Development, Val 30, No 3, May 1986.

Stewart J H, (1977), Future Testing of Large LSI Circtuit Cards, Semiconductor Test Sympoaium, October 1977, pp 6-15.

Trilhe J and Saucier G (1987), An European program on Wafer Seale Integration, proc VLSl-87, Vancouver, Ausust 1987.

Turley A P and Herman D S (1974), LSI Yield Predictions based upon Teat Pattern Results: an Application to Multi-level Metal Structures, IEEE Trane Parts, Hybrids, Pachaging, Vol PHP-10, Dec 1974, pp 230-234.

Unter S H (1958), A computer oriented towarde spatial problems, Proc Inat. Radio Eng (USA), 46, pp 1744-50.

Urquhart R B and Wood D, (1984), Systolte Matrix and Vector Multiplication Methods for Signal Processing, Proc IEE part F, Vol 131, 1984, pp 623-631.

Wakerley J (1978), Error Correcting Codes, Self Checking Circuits and Applications, Elsevier, North-Holland

Warren K D, Abdelrazik M E E, McKirdy R D and Lea R M, (1986), A Power Diatribution Strategy for WSI, in Wafer Scale Integration, eds Moore and Jeathope, Adam Hilger, 1986, pp 54-61.

Warren K D and Lea R M, (1987), Electrical Design Issues for Wafer Scale Integration, proc IFIP Workshop on Wafer Scale Integration, Brunel Univeraity, Sept 1987.

Williama M J Y and Angell J B (1973), Enhancing testability of Large Scale Integrated Circutls via test pointa and additional Logic, IEEE Transactions on Computer 1973, pp 46-60.

Yanagawa T (1972), Yield Degradation of Inteprated Circuits due to Spot Defecta, IEEE Trans. on Electronic Devices, Vol ED-19, No 2, Feb 1972, pp 100-197.
von Neumann 1 (1966), A System of 29 states with a general transition rule, in Theory of Self-reproducing Automata, ed A W Burkn (Urbana, Illinois: University of lllinois presil) pp 305-17. (Firnt published In 1952).

## Appendix A <br> WINNER Performance Simulation Program

This appendix contains a linting of the program used for simulating the performance of the WINNER 3-neighbour algorithm. It is written in ALGOL68RS and was run on a DEC-VAX 8600. Comments have been included in the text to aid in its understanding

## A. 1 Program Overview

The program allowa atatistical data on the WINNER self-configuring algorithm to be gethered for different aizes of terget array, different values of processing element yield, and for a variety of valuea of proceasing element overhead.

The uter apecifies a targel array size, range of overhead, range of processor yield and the number of amples, $N$, to be evaluated and averaged for each poaition in the table of reaulta. Then, for each combination of overhead and procenaor yield the program configures N arrays and records the number of arraya from which a functional aray at leant equal to the target array can be configured. Finally, theae values are then plotted as a table.

In order to minimise the CPU time required, the main program has two distinct parts. The firat part, repreaented by the procedure 'find band', wearchea for the band of reaulta which separates the $0 \%$ valuea from the $100 \%$
values in the table of reaulta. Once found, a recuraive procedure, 'evaluate band', in called which evaluates the band retion only. Thia approach reduced the CPU time by about a factor of about 4 compared with that required to evaluate every point In the reaulta table. The confisuration of each array uaing the 3 -neighbour WINNER algorithm ia carried out by the procedure called 'findrows'.

## A. 2 Suitability for Other Algorithms

Although this particular prosramia only suitable for simulating the 3-neighbour WINNER algorithm, ite general atructure has been used to simulate other algorithms to produce the reaults given in chapter 6. This was done by altering the procedure 'findrows' to correapond to the required algorithm. with the number of configured rows being recorded by 'functrow'.

## A. 3 Program Listing

## PROGRAM atatietical configuration

CO SImulation of the MIMNER Elgorithe Elth threeneighbour connectivity.

## variables



## DEGIM

IWT phyerow, functrow, rows, cols, randstart;
IMT Binovhd, mexovhd, binyield, maryield, yieldetep, iterations:
IMT ovhdrange. yieldrange, ovhdelan, yieldelem;
Char file:
MODE CELL = sTRUCT(8001 failure, avall. INT rowno) ;
(****************日** Read in data *********************)
print(("Entar targat array in rava and columan",nevlina)):
read((rown, cola)):
print(("Enter min and max overhead in rowa".nevilne));
rend((einovhd, marovhd)):
print (("Enter yield range and atep (\%)", nevline));
read((zinyield, mayield, yieldatep)):
print(("Enter number of iterationc required", nevilne));
read(itaratione):
print(("Output to 111e? <y or n>", nevline)):
raed(i11e):

```
(*********** Set up output file and channel ************)
FILE arreyout;
REF FILE current = IF 1ila="y"
    THEN IWT alet
( outputfile 1: logical name)
            **t:mentablish(arrayout. "outputfile".
                                    standoutchannel,1,1000,150);
    IF 0at/=0
    THEW fault(out."Fault in entablish")
    FI;
    arrayout
    ELSE etendout
    FI:
(************* Set up date depandent mrray* **************)
ovhdrenge := maxovhd-minovhd+1:
yialdrange := (maxyield-minyield)%yieldatep+1:
{ Sat uparray to hold reaulta a* they are generated)
[ovhdrange.yíldrange]rEal bin:
{ Set up erray to record which points in reeult teble have }
(been ovaluated.)
[ovhdrenge,yieldrange]BOOL been;
elour(bin):
clear(baen):
(******** Print out Initial data to output f11* ********* }
putf(current, (% "Target array size. " 2xd," rava by"2zd"
                            columin."21 f. rova,cole));
putf(current, (% "Overhend Renge - "2zd," rove to "2zd"
    rovs."21 %. Dinovhd,mayovhd)):
putf(currant. (t mYield Range - "2zd." to m2zd." y. Stap = "2zd"
                            {-21 C. minyiald.mazyiald.y{aldatap])
putf(currant, (% Mumber of Iterations - 3zd 2l A. iteratione));
(********** Start of procedure declaratjon* ***********)
PROC setfeulta = (REF[.]CELL cell. IMT ovhd, chipyisld)voID:
{ Sata up random fault dietribution for Erray to be conilgured }
```


## DEGIM

IIT coodrov, goodcol. goodcelle, goodponition:
IWT actualrome:-rome•ovid:
Forall ce 14 cell
DO FORALL c In ce DO fasluraffc:-TRUE OD OD:

VHILE goodcells/=0
DO coodpoiftion: -
EMTIER(nextrandom(randetert)Aactualrowa*colabs);
goodcol:-(goodpositionMODcole):
IF goodcal=0 THEM goodeol:=cole FI;
goodrow: -EATIER((soodpoitition-goodcol)/cole) +1 ;
If MOT failuraOFeell [goodrov.goodcol]
THEN SRIP
ELSE failura0Fcell[goodrow.goodeol]: PFALSE: goodealla MImUSAB 1
FI
ob
EMD:
PROC eetedgen (REFI, JCELL cell. ImT ovhd)void
(Seta up edge conditione in erray to be configured )
हEGIM
IWT actualrown:-rowe orhd:
FOR 1 FROM 0 TO actuelrows.1
DO
FOR J FROM O TO colas 1
DO availofeell [i.j]:-
IF j*O OREL 1=0 OREL 1-actualrowe? 1
THED FALSE
ELSE TRUE
FI
OD
OD
END:
PROC updateavall = (REF [.]CELL cell. IMT ovhd) VoID
(Updatea avaliability ifgale ofter each functionsl)
( rav ie establiehed.)
Begin
INT actunlrown:-rovntovhd:
FOR J FROM COl. BY - 1 TO 1
DO FOR 1 TO actualrowa
DO aveilofcell[1.j]:
-vallofcallic.j] AIDTH
(avallofeall[1*1.j*1] OREL availofesil[1 .j*1] OREL availofcell(1-1.j-1]) AMDTH MOT

```
            failureOFcell[1.j]
                OD
            OD
    EmD:
PROC findrove = (REF{.]CELL cell. IMT ovhd)VOID:
(Finda as Eny functional rowe an poa|ibla )
    EEGIM
        1IT actualrove:=rava*ovhd:
        REF CELL ptr := MIL:
        (clear(rounoDFcell); }
        FORALL ce III cell
            DO FORALL c III ce DO rovnoOFc:=0 OD OD;
        functrov:=0;
        FOR 1 TO actumirove
            DO updateavall(cell.ovhd);
                If availofcell[i,d]
                    THEM phyarov:=1;
                    functrov PLUSAB 1:
                        rowno0Fcell[1.1]:-1unetrov:
                        ave110Fcel1[1.1]:=FALSE:
    FOR rheell FROM 2 TO cole
                                    DO If Ptr :* cell[phyarom-1.rhcell];
                                    avell0Fper
                            THEN phyarom MIMUSAB 1
                            ELIF ptr :* coll[phyerou,thcell]:
                                    availorptr
                            THEM SKIP
                            ELSE ptr ;* call[phymrav*1.rhe@11];
                                    phyarov PLUSAB 1
                                    F1:
                                eveilofptr :* FALSE:
                                romodfptr :- functrow
                    OD
            FI
            0D
    EMD;
```

PROC printarray = (REFI.]CELL cell, IMT ovhd, chipyield)void:
(Printe conilgured array)
EEGIM
IMT attualrove:-rove-ovid;

218.chipyiald)):
putf(current. (8"Mumber of Functional Rowe found -
"3zd 2le, functrov)):
putf(current. $n(c o l a)(e q) 1$ ):
POR 1 TO actualrowe

```
        DO FOR J TO coin
    DO putf(current.
                                    IF {aslura|Feall[1.j] THEM *x"
                                    ELIF ramnodfcell[1,j]-0 THEM *."
                                    ELSE whole(rownoOFCell(1.1) mOD 10.0)
                    FI)
    OD
OD
EMO:
PROC configure array *
                            (REF (,]CELL cell. IWT ovhd, chipyiald)VOID:
( Sota up and configurae a aingle complate array)
    BEGIM
        eetedgen(ce11.ovhd):
        eetraulta(cell.ovhd,chipyield):
        indrome(cell.ovhd)
    EMD:
PROC evaluete point = (InT ovhdelem, yieldelem)VOID:
{Evaluaten one point in the table of reaulte }
    BEGIM
        INT ovhd:=ovhdelen+minovhd-1;
        [0:rove,ovhd+1, 0:cole+1]CELL cell;
        IWT chipyield:eninyield+yieldetep*(yieldelem-1);
        TO iterations
            DO conf1gure array(cell,ovhd,chipyield);
                        IF functromserowe
                            THEN bin[ovhdelan,yisidelen] PLUSAR 1
                            FI
            OD:
            been[ovhdeleT, yieldelem]:=TRUE
    EMD:
PROC find band a voID
{ Searchee for bend of non-extreme value| in table of reaulta )
    gEGIM
        VHILE evaluate point(ovhdelem.yieldelem);
            IF bin[ovhdelem,yieldelen]=0
```



```
                        TRUE
                        ELIF bin[ovhdelem.jieldelea]=iterationa
                            THEM gieldelea MIMUSAB 1:
                            TRUE
                        ELSE false
            FI
        DO SRIP OD
    EMD;
```

```
PROC evaluate band = (INT ovhdelam. yieldelen)YOID:
(Evaluates ell pointe vithin non-extrame bend )
    BEGIM
            If yialdelam>I
            THEN IF MOT beenlovhdelam,yieldelen-1] AmDTH
                                    min[ovhdelen.yialdelem]/=0
                            THEN ©Talunte point(ovhdelem, yieldelem-1);
                                    *valuete bend(ovhdelen,yíldelen-1)
                    FI
            FI:
            IF ovhdelan>>
            THEN IF MOT beenlovhdelem-1.yieldelam] AMDTH
                    bin[ovhdelem,yieldelen]/=0
                            THEN evaluete point(ovhdulam-1. yialdelon);
                            evaluete bend(ovhdelem-1.yieldelen)
                    II
            FI:
            IF yieldelam<yialdrange
            THEN IF NOT ben|lovhdelem.yieldelemel] AMDTH
                                    binlovhdelen,yieldelon]/=iteration!
                            THEN evaluete point(ovhdelem,yieldelene1);
                                    eveluete band(ovhdelen,yieldelen-1)
                FI
            FI:
            IF ovhdelom<ovhdrmage
            THEN IF mOT been[ovhdelemei,yieldelen] AIDDTH
                                    bin[ovhdelem,yieldelem]/aiteretiona
                            THEN evaluete point(ovhdalem+1, jieldelen):
                        eveluete band (ovhdelom*1.yieldelam)
                FI
    FI
    END:
PROC Printramults m VOID:
{ Printe table of resulte}
    BECIN
        put(curient, ("SIMULATIOM OF UIMNER MITH CONNECTIONS
                        TO 3 MEIGHBOURS",
                            nevlina, nev\ine));
            put (current, ("PERCENTAGE ARRAY YiELD AS A". nevi1ne));
            put (currant, ("FU|CTIDM OF OVERHEAD AND PROCESSOR YIELD",
                            nerline.newlina));
put(current, (* DVERHEAD (ROvS)", nevilne,netilne));
```

```
    put&(current. 12xdx *|", n(yisldrange)(x2z.z) 1%):
    FOR ovhd FRON maxovhd EY -1 TO minovhd
        DO putt(current, ovhd);
        FOR yieldelem TO yieldrange
            DO puti(current,
                                    IF EMTIER binfovhd-minovhd*i.yieldelea]
                                    MOD 100 = 0
                                THEN O
                                ELSE bin[ovhd-minovhd*1.yieldelem]
                    TI)
            OD
        00;
    putf(current, f4x n(beyieldrange+1)m-n 1 Br
                        n(yialdrange)(2zd2r) 1 4x
                        n(yieldrange*5%2-9)x
                        mPROCESSOR YIELD (%)"E);
        FOR gield FROM minyield BY yieldetep TO maxyield
            DO puti(current, yield) OD
        EMD:
(******&*********** Main Program ******************)
{ Set atarting point for orhdalem and gialdrange )
ovhdalen := 1;
yieldelen :* yialdrange;
Iind band:
avaluate band(ovhdelem, yieldelem);
{Convert reaulee to percentagee }
FOR TO ovhdrang.
    DO FOR n TO yieldrange
            DO bin(E,n]:=bin[E,g]/1terationa*100 OD
    OD:
printresulte
EMD
FIMISH
```


## Appendix B

## ELLA Simulation Program

Thin fle contains the ELLA deacription of the hardware required to implement the WINNER alcorithm. The array of WINNER cella has been deacribed in parameterined form so that array of differing sizes can be aimulated relatively easily. A simple procensing element in uaed no that program complexity in kept to a minimum. The function of each processor in both the horizontal and vertical directions is to add one to an incoming digit and pasa on the reaulta to neighbouring cells.

## B. 1 Program Listing

INTME

- and $n$ deternine the aize of the arrey
- Es dafined by the mero 'array'

TYPE bool - MEY ( $t$ |f|x) ,
data = MEV da/(0.200),
lindnt = WEV $1 /(1 .$. a)
COM
The gates bhich carry out the boolean functiona AND, Mot and OR are defined below. Gatee MUX_AMD and MUX_OR are baed on their boolean equivelente. but ect ea multiplexare auch that all bar one of the inpute are controle and deterinine the output (vhich in en ELiA integer type). TVO_IP_mux detinen multiplexer fith two inpute and a control line. and PROCESSOR definea a mathomaticel function (in thia caes. to add one to an ELLA integer)
MOC

```
0-----------AMD------------
FI AND = (bool: input1 Input2) -> bool:
CASE (input1. input2)
OF (t, t): t.
    (1, bool)|(bool, 1): 1
ELSE =
ESAC
s------*---10T--------------
FW mot = (bool: input) -> bool:
CASE Input
OF t: t.
    t: f
ELSE y
ESAC
0---------THREE_IP_AND=-----------*
FM THREE_IP_AMD = ([3]bool: ip) -> bool
CASE ip OF
        (t. t, t): t.
        (f, bool, bool) | (bool. &. bool) | (bool, bool, f): I
ELSE %
ESAC
*----------THREE_IP_OR-------------
FM THREE_IP_OR =- ([ञ]bool: 1p) -> bool:
CASE ip OF
        (1, 1, 1): %.
        (t, bool, bool) | (bool, t, bool) | (bool, bool. E): t
ELSE x
ESAC
*---------FOUR_IP_AMD--------------
FM FOUR_IP_AMD - ([4]bool: ip) -) bool:
CASE 1p
    0F (1, bool, bool. bool) I (bool, f, bool, bool)|
        (bool, bool, 1, bool) I (bool, bool. bool. 1): &.
        (t, t. t. t): t
ELSE x
ESAC.
M----------MNX_AMD----0---------
F1 mux_AMD = (bool: ip1. date: ip2) -> data:
CASE IP1
```

```
    OF t: 1p2.
    1: da/0
ELSE Pdate
ESAC.
0----------mux_0R-------------
FM mux_0R = ([s]data: 1p) -> data
CASE (1p[1]>da/0, ip[2]>da/0, ipl3]>da/0)
    OF (&, 1, f): ip[1].
        (1, t. f): ip[2].
        (1, 1, t): ip[3]
ELSE Tdeta
EsAC
1---.-------TMO_IP_MUX--...-.------*
FM TMO_IP_MUX = (data: 1p1 1p2. bool: cerl) -> deta:
CASE ctrl
OF t: ipi
    1: 1p2
ESAC
0----------PROCESSOR-----------*
* The boolean input 'peanfail' daterainea whother 0
or not the cell is vorking d
FIV PROCESSOR = (data: ip1 1p2. bool: ip3)
-) (data. data. bool)
BEGIM
    LET out1 = 1p1 + da/1
        LET out2 = 1p2 + de/1
        LET paenfail = ips
```



```
EWD
1-----------CELL-----------*
COM
This function connecta the procaseor to the control
logic (vhich comprises thome gaten defined), much that
mech cell im able to conmunicate mith ita neighboura
NOC
FII CELL ( (data: ipn ipnw ipw ipav.
    bool: reqnw requ reqem
            availee avalle aveiln( pf) ->
        ([4]deta.
        * opa opse ope opne |
        [8] bool
```

```
BEGIM
    MAKE PROCESSOR: proceacor.
        TMO_IP_MUX: two_IP_rux.
        [8]A\D: and,
```



```
        THREE_IP_AND: thre_sp_and.
        FOUR_IP_AND: Iour_ip_and,
        [2]THPEE_IP_OR: three_1p_or,
        MTX_OR: mur_or,
        [4]MOT: not.
```

    30II (1pn, Eax_or. pf) -s proceseor,
    (proceanar[1], 1pn, and[s]) \(\Rightarrow\) tचo_1p_aux.
    (mux_md[1], mux_end [2]. mux_end [3]) \(\rightarrow\) mux_or.
    reqni \(\Rightarrow\) not [1],
    (not[1]. and[3]) \(\rightarrow\) and[1].
    reqw \(\rightarrow\) not[2].
    (not[2], and[1]) \(\rightarrow\) and[2].
    (reqne. 1pnw) \(\rightarrow\) mux_and[1].
    (reqw. 1pw) \(\rightarrow\) mux_end[2]
    (raqav, ipav) \(\rightarrow\) nix_ and [3].
    (reqnw, requ, reqem) \(\rightarrow\) thresip_or[1].
    (proceasor[3]. three_1p_or[1]) -> and[4]
    (procemeor [s], threa_ip_or[2]) \(\Rightarrow\) and[3]
    (and[3], three_ip_or[1]) \(\rightarrow\) and[8].
    (avilne. evilie, vilise) \(\rightarrow\) three_ip_or[2].
    availne -9 not[3].
    (not [3]. and[4], availa) \(\rightarrow\) three_ip_and.
    eveile \(\rightarrow\) not[4].
    (not[4]. not[9], and[4]. 日viliee) \(\rightarrow\) four_ip_end,
    (and[4], evailne ) \(\rightarrow\) and [6]
    OUTPUT ((two_1p_mux, procencor [2], proceneor [2].
        procesmor[2]), (and[3], and[1], and[2].
        four_ip_and, three_ip_end, and[(t)))
    EMD


COM
The mecro ARRAY definea merrey of cella vith

```
colum, and n rowa with inpute for thome celle on the
|dgen of the array. FM ARRAY_OF_CELLS crenten m m
cella which are then connected together ayatemenically,
each direction being conaidered eeperately.
MOC
MAC ARRAY{IMT m n) = (laldeta: ipn, [m^n-1]deta: ipmw ipam.
                        [n]data: 1pw.
                        [man-1]bool: reqnu raquy avallea availne.
                            [n]bool: requ craile. [m][n]bool:pf) ->
                            ([m][n]deta. [m][n]data):
                            - op* ope
```

BEGIM
FM ARRAY_of_cELLS = ([n][n][4]data:1p1, [n][n][7]bool:ip2)
$\Rightarrow[n][n]([4] d a t a,[6]$ bool)
[IMT $1=1 .$. 员] [IMT $j=1 \ldots n]$
CELL (ip1[1][j][1], ipi[1](1][2].
ip1[i][j][3], ipi[1][j][4].
ip2[1][j][1], ip2[1][j](2].
ip2[1][1][3], ip2[1][1][4].
1p2[1][j][6], 1p2[1][j][6].
1p2[i](1) (7])

COM
In connecting the cella together, each cell in considered eaparately for each direction. If the cell id on the edge of the erray, input connections ara made, othervien the cell in connected to mjecent oner MOC
MAKE ARRAY_OF_CELLS: array.
J0IM ([IET i=1...t][IMT 1-1..n]
(IF j=1 THEM 1pn[i]
ELSE arrey[1][j-1][1][1] FI. ipn
IF j-1 THEN 1pnv[1]
ELSE IF i=1 THEX ipnv[j]
ELSE array[i-1][1-1][1][2]
FI
FI. 1 pnve
IF 1-1 THEN ipw[j]
ELSE array[i-1][j][1][3] FI. Ipv.
IF gm (HEEM iparid]
ELSE IF i=1 THEM Ipev[j]
ELSE arrey[i-1][j+1][1][4]

```
                                    FI
    FI
j.
[IMT 1-1..m][ImT J=1..n]
(IF j=1 THEM reqn=[1]
            ELSE IF i=1 THEN reqn:(j]
                ELSE array[i-1][j-1][2] [4]
                    FI
                            Fl. © raqne*
IF 1=1 THEM reqw[j]
            ELSE erray[1-1][1](2][5] FI. req|
IF g=n TKEM reqav[!]
            ELSE IF 1=1 THE| reqev[j]
                ELSE arraj[1-1][]*1][2][6]
            FI
                PI. - requ* *
IF jen THEM evalleeli]
            CLSE IF i=% THEN availae[j]
                                    ELSE array[1*1][j+1][2] [1]
                    FI
                            F1. bvailee.
IF 1-m THEM availe[j]
                            ELSE array[1&1][f][2][2] FI. evaile.
IF g=1 THEM availne[1]
            ELSE IF 1m= THEM availne[1]
                ELSE Erray[1*1][j-1][2][3]
            FI
                FI. Evadlna
            pf[j][1])) -> array.
LET colop = [IMT {=1..@][IMT j=1..n]array[i][g][1][1].
    romop = [IMT j=1.,a][IMT 1=1..m]@rraj[1][j][1][3].
COM
The output forat is to output the signale from
ach coll in the easterly and southerly directione
'colop' etoren the outherly outpute in colume, and
'rovop' atores the eseterly outpute in rowe
MOC
OUTPUT (colop, romop)
EMD.
----2--------COUYTER-------------
com
Thia function basically definee a ring counter which
```

```
etarta et 1 and counta one more for every time cycle
Whan 12 in reached, the counter loope back to 1 on
the following tim cycle
MOC
FM COUNTER - (bool) -> data:
BEGIM SEQ
```

    STATE VAR caunt Imit de/O;
        FII IMC = (date: \(1 p\) ) \(\rightarrow\) date:
        ARITH IF 1p=(2•n•1) THEM 1
                        ELSE (1p - 1) FI;
        LET out = count ;
        count := IIC(out):
        OUTPUT (out)
    EHD

-thin function ensuren indexing in 'roymux'

- dosa not become 0
FM LIMIT = (data: ip) $\rightarrow$ ifeint: ARITH ip.

FI \& - (data: b b) bool: ARITH IF a<b THEM 1
-......... ELSE 2 FI

FM = - (dete: a b) $\rightarrow$ dete: ARITH -b.
--....-.....- - -----------
FM - - (data: b) bool ARITH IF abb THEM 1
ELSE 2 FI
- ----------MAC: ROMUX-----*-*-*
COM
This macro miltiplaxes the output rove of date
trom 'armay'. Suecessive rows ere output anch
tim unit by vay of the incrateing count (aelact)
MOC

-> [a]data:
BEGIN
LET Eelect = COUMTER( $t$ ).
OUTPUT
CASE aelecteda/1

ELSE CASE nolect*de/B
OF t: ([IMT j=1..a]ip2[\{LIMIT(eelect-de/i)]](j]),
f: ([IMT j由1. - lipi(j][(LIMIT(eelect-de/7)]])
ESAC
ESAC
EMD

COM
Thia function conflgured the array of celle. To change
the dimaneions of the array, different valuen ore
given to and n (which are deifined an IMTegere at the
evart of the progrem)
MOC
FM COMFIGARHY = ([a]data:ip1, [n]data:ip2, [m][n]bool:ip3)
-> ([I]data):
BEGIM
LET diagonal-(1p1, $\left\{\frac{1}{6}+n-1\right] d a / 1,[m+n-1] d a / 1,1 p 2,[m+n-1] 1$.

MARE ARRAY\{品, n\}: array.
ROMNUX(n, n): roviux
J0il diegonal -> mriay.
orray $\rightarrow$ rowtux
OUTPUT mamex
EnD


## Appendix C

## WINNER Demonstrator Test Program

## C. 1 Program Overview

This program, written in BASIC, and run on a BEC computer, controla the WINNER demonatrator array. All inputs to the array are generated by the program, and all outputs from the array are monitored. The main purpose of the program in to provide the test patterna for the acan path teat of the control circuitry. In addition, the program allowe selection between aeveral modes of operation, such an normal configuration, test, and control circuit fault making. The program iteelf is controlled by a menu, from which the uner can aelect the required mode of operation.

The program make full use of procedures which makes it relatively easy to underatand. However, commenta have been incorporated where appropriate.

## C. 2 Program Listing

```
G REM *** MAII PROGRAM ***
10 CLS
20 PROCSETUP
sO PROCREFGEM
40 PROCNEMU
60 IF EEY=1 THEM PROCFILL : PROCCOMFIG
60 IF KEY=2 THEM 3O
70 IF REY=S THEM PROCFIMDFAULTS : PROGNASKIEIT :
```

```
    PROCCHECKTEST : PROCMASKGEM : PROCLOADMASK : PROCCOMFIG
78
REM *** PROCEDURE DECLARATIOUS ***
DEF PROCSETUP
REM ** SETS UP THE MECESSARY OUTPUT PORTS AMD ARRAYS ***
A=0:D-64:C-120:D=192
7#FEE2-10S :REM DDRE SET
TAFE60-卑FF :REM DDRA OUT
7AFESC=HOA :REM PULSE DUT
?MFEB1-O : REM CLEAR LSB
T&FEB1-84 :REM CLEAR
PEFEG1-128 :REM CLEAR
?AFEB1=192 : REM CLEAR MSB
DIM ARRAY(4,48)
DIM array2(4.48)
DIM RESULTS(4.40)
DIM MASK (40)
DIM FMASR(40)
VCLK=?&FE60
7#FECO-(VCLK OR 3)
EMDPROC
dEF PROCREFGEM
REM ** APPLIES TEST TO FAULT-FREE ARRAY AND ***
REM *** STORES DUTPUTS FOR USE AS REFEREICES ***
REM *** FOR COMPARISOV MITH FAULTY OUTPUTS ***
FOR Q=1 TO 4
FOR 01-1 TO 48
array(0.01)=0
RESULTS(0.01)=0
MEXTO1
#EXT Q
CLS
PRIMT "GENERATIMG REFEREMCE ARRAY"
PRIMT:PRIMT
PROCAPPLYTEST
FOR I=1 TO 4
FOR J=1 TO 4B
ARRAY(I.J)=RESULTS (1.J)
mEXT J
mext - I
    EmbPROC
DEF PRDCFIMDFAULTS
REM *** APPLIES TEST PATTERM TO ARRAY TO ***
REM *** FIMD CTRL CCT FAULTS ***
FOR 0-1 TO 4
```

```
40 FOR 01=1 T0 48
4BO ARRAY2(0,01)=0
400 RTESULTS(0.01)=0
470 MEXTO1
```



```
400 CLS
GOO PRIMT GEEERATIMG FAULT ARRAYM
E10 PRIMT:PRIMT
B20 PROCAPPLYTEST
E30 FOR I=1 T0 4
G40 FOR J=1 T0 48
EgO ARRAYZ(1,J)=RESULTS(I.J)
560 MEXT J
570 mEXT I
68O ENDPROC
590
800 DEF PROCFILL
001 REM ** FILL SCAM PATHS NITH 1*S TO ALLOU ***
602 ren ** MORMAL COMFIGURATIO| ***
606 PROCADFF
808 PROCDDFF
020 PROCSIMSON
030 FOR F=1 TO 100
840 PROCCLT
850 MEXT F
*0 PROCAON
EES PROCBOM
870 EMDPROC
80
690 DEF PROCAPPLYTEST
700 REM ** APPLY TEST PATTERN TO THE ARRAY ***
710 PRIMT " PLEASE vAIT*
720 PRIMT :PRI#T
70 DATA 0.102,38.3
740 PROCAOFF
75O PROCROFF
760 RESTORE
770 FOR PATMUM=0 T0 3
780 READ CWT
700 PRIMT "APPLYIMG TEST PATTERN EUNBER N;PATMUN+1
800 SLICEMUN=1
810 FOR MOM-1 T0 B
020 躵 - 
030 FON BITPOS=1 T0 *
840 IF (CעT AND BIT)=0 THEM PROCSIISOFF ELSE PROCEIMSOL
HEO PROCREAD
80 PROCCLE
870 BIT*BIT*2
```

```
8AO SLICEMUN-SLICENUN+1
890 䀠XI DITPQS
OOO MEXT ROW
910 PROCAOV
015 PROCDELAY
920 PROCSLDCLR
030 PROCGLOCLR
040 PPDCCLR
O45 PROCDELAY
OEO PROCAOFF
060 WEXT PAT#UM
970 PROCLAST4E
O&O EMDPROC
9 9 0
1000 DEF PROCNASKIMIT
1005 REM *** I罟ITALISE FAULT MASKIMG ARRAY TO 1'S ***
1010 FOR POSMEI TO 48
1020 MASK (POS|Il) - 255
1030 FMASK(POSI)=255
1040 MEXT PDSM
10SO ENDPROC
1000
1070 DEF PROCCHECKTEST
107S REM ** COMPAME RESULTS DF TEST YITH REFERENCE ***
1000 FOR COL=$ TO 4
1000 FOR ROM=1 T0 48
1100 P=ARRAY(COL, ROM) EOR ARRAY2(COL.ROY)
1110 Pmy⿱⿰㇒一㐄口10T P
1120 P=(P AND (MASK(40-ROV)))
1130 MAST (40-MOV)=P
1140 EEXT ROW
1150 WEXI COL
1100 ENDPROC
1170
11HO DEF PROCSIMSOM
11E5 REM ** EET GROUP OF SUN IMPUTS TO LOGIC I ***
1190 PROCSIOM
1200 PROCS2ON
1210 PROCS30M
1220 PROCS40%
1230 PRCCS50I
1240 E1PDPNOC
1250
1200 DEF PROCSIISOFF
12&5 REM *** SET GROUP OF gUN ITPUTS TO LOGIC O ***
1270 PROCS10FF
1280 Procs20fF
1290 PROCS3DFF
```

```
1300 PROCSAOFF
1310 PROCS6OFF
1320 EMDPRCC
1330
1340 DEF PROCREAD
1341 REM ** READ IDFO FROM THE ARRAY IMTO COMPUTER ***
1345 VREAD=7APE80
13EO TAPE60=(VNEAD OR 120)
135S VREAD=TAFEOO
1380 ?MFE60-(VREAD AIND 191)
1370 AR=(74FEEO AND 40)/4
13AO YREAD=7MFESO
1305 ?AFEEO=(V悉EAD ON 192)
1300 CD=(71FE60 AMD 32)/2
1400 AMS = a| OR CD
1410 RESULTS(PATMUM,SLICEMUN) -AMS
1420 EMDPROC
1430
1440 DEF PRDCLAST48
1445 REM ** CLOCK OUT LAST 4* BITS OF TEST RESPOHSE ***
1450 PATMUM=4
1480 FOR SLICEMUN-1 TO 48
1470 PROCREAD
1400 PROCCLK
1400 MEXT SLICENUN
1500 ENDPROC
1510
1E20 DEF PROCMASKGEM
1B25 REN 由** GEMERATE ARRAY TO MASK CTRL CCT FAULTS ***
1830 FOR COL=1 TO 4
1B4O LIMDEX=2- (5-COL)
1SEO RIMDEX=2* (4-COL)
1B*O IMDOR=LIMDEX OR RIMDEX
1570 FOR ROM=1 T0 E
18*0 OSET=((ROY-1)*&) +1
```



```
    ELSE AVAILMM-LIMDEX
1800 AVAILY/(MASK(OSET4B))AMD LIHDEX
1810 IF 界<>8 THEM AVAILSV=(MASE(OSET+9))AMD LITDEX
    ELSE AVAILSM-LIMDEX
1020 REONEH (MASE (OSET))AMD RIMDEX
1830 REQE= (MASK(OSET*2))AMD RIMDEX
1840 REOSE=(MASK(OSET*S))AMD RIMDEX
```



```
1680 RAMD|REQWE AMD REQE AMD REGSE
1670 MASRVAL=LAMD OR RAMD
1880 IF MASKVAL<S IIDOR THEN PROCMMASK
1890 WEXT ROV
```

```
1700 yExT COL
1710 EMDPROC
1720
1730 DEF PROCRMASK
1738 REM *** USED IM PROCMASKGEM ASSIGNS MASK DIT ***
1738 REM ** TO EACH OUTPUT OF A FAULTY CELL ***
1740 PRIMT"FAULT AT *
1750 PRIMTMROM ";ROY
1760 PRIMT"COL -;COL
1770 PRIMTM-------------*
1780 If ROM<>1
    THEN FNASK(OSET-1)=(MASK(OSET-1))AND(MOT LIMDEX)
1700 FMASK(OSET-E)=(MASK(OSET-5))AND (HOT LIMDEX)
1800 If ROM est
    THEN FMASK (OSET+Q)=(MASK (OSET*Q))AND (MOT LIMDEX)
1010 FMASK(OSET)=(MASK(OSET))AMD (MOT RIMDEX)
1020 FMASK(DSET + 2)=(MASK(OSET + 2))AMD(MOT RIMDEX)
lB3O FMASK(OSET + B)=(MASR (OSET & B))AMD (MOT RIMDEX)
1B40 FMASK(OSET+3)=(FMASK(OSET + 3))AMD (MOT RIMDEX)
18SO FMASK(OSET*4)=(FMASK(OSET 4 ))AMD (MOT MIMDEX)
1860 ElDPROC
1870
1080 DEF PROCLOADMASK
188E REM *** LOAD MASK IMTO ARRAY ***
18gO PROCADFF
1000 PROCBOFF
1910 FOR I=1 TO 40
1020 P-FMASK(49-1)
1030 If (P AND 1)=1 THEM PNOCS40M ELSE PROCS4OFF
104O IF (P AND 2)=2 THEM PROCS3OM ELSE PROCSSOFF
1950 IF (P AND 4)=4 THEN PROCS2OI ELSE PROCS2OFF
1080 IF (P AND B)*& THEM PROCSIOI ELSE PROCS10FF
1070 IF(P AND 16)=16 THEM PROCSSOM ELSE PROCSSOFF
1980 PROCCLK
1990 MEXT I
2000 PROCAOM
2010 PROCBOK
2020 ENDPROC
2030
2040 DEF PROCCOMFIG
2045 REM *** MEWU FOR CORTROLLIMG CDMFIGURATIOU MODES ***
20s0 CLS
2080 PRIMT: PR1MT:PRIIIT: PRIMT
2070 PRIMTM 1. CONTINUDUS CDMFIGURE*
2080 PRIMT
2000 PRIMT" 2. ONE COMFIGURE CLOCK PULSE*
2100 PRIMT
2110 PRIWT" 3. RETURM TO NEMU n
```

```
2120 PRIWT:PNIMT
2130 PRIMT* PLEASE SELECT OPTIOM (1.2 OR 3)"
2140 COMKEY-GET : COMREY-CONKEY-40
21EO IF COMREY&I OR CONREY>3 THEM 2140
2160 IF COMKEY-S THEN 40
2170 IF COMEEY-2 THEN PROCSLOCLK ; GOTO 2140
2180 If COHREY-1 T&EM PROCCOMTCOMF : GOTO 2050
2100
2200 DEF PROCCOMTCOMF
22OL REM ** ALLOUS ARRAY TO COMFIGURE CONTIMUOUSLY ***
2210 CLS
2220 PRIMT:PRIMT:PRIMT:PRINT
2230 PRIMT "COMTIMUQUSLY COMFIGURIMG"
2240 PRIMT
2250 PRIMT - PRESS AMY KEY TO STOP*
2280 IF IHREY(1)=-1 THEN PROCSLOCLK : GOTO 2280
2270 EMDPROC
2280
2290 DEF PROCMEMU
2205 REM *** GEMERATES TOP LEVEL MEMU ***
2300 CLS
2310 PRIMT:PRIMT:PRINT:PRIMT
2320 PhIMT"---------------------NEMU
2330 PRIMT
2340 PRIMT"
2350 PRIMT
2360 PRIMT"
2370 PRIMT
2380 PRIMT" 3. SCAM & MASK DUT FAULTS*
2300 PRIMT:PRI|T:PRIMT
2400 PRIMT"PLEASE SELECT OPTIOM ( 1.2 OR 3 )"
24t0 KEY-GET:KEY-REY-40
2420 IF KEY&1 OR KEY>3 THEM 2410
2430 ENDPROC
2 4 3 5
2436 REM *** PROCEDURES TO SET ARRAY IMPUT SIGMALS ***
2437
2440 DEF PROCLON
2450 A-A OR 1
2460 GOTO 3780
2470 DEF PRDCAOFF
2480 A-A AMD 6y
2400 GOTO 3780
2500 DEF PROCBOY
2510 A=A OR 2
2520 GOTO 3780
2530 DEF PROCBOFF
2540 A=A AND B1
```

```
2550 GOTO 3780
2B60 DEF PROCDATMIOM
2570 A=A OR 4
2580 GOTO 3780
2590 DEF PRDCDATM1OFF
2800 A-A AMD EO
2810 GOTO 3780
2820 DEF PROCDATM2OM
2830 A-A OR :
2640 GOTO 3780
2850 DEF PROCDATM2OfF
2660 A=A AHD 55
2870 GOTO 3780
2880 DEF PROCDATM3OM
2590 A=A OR 16
2700 GOTO 3780
2710 DEF PROCDATM30FF
27aO A=A AMD 47
2730 GOTO 3780
2740 DEF PROCDATM4ON
2750 A=A OR 32
2760 GOTO 3780
2770 DEF PROCDATM4OFF
2780 A-A All 31
2790 GOTO 3780
2800 DEF PRDCTESTON
2810 B-B OR ES
2820 GOTO 3800
2030 DEF PROCTESTOFF
2B40 B-B AND 126
2860 G0T0 3800
2B60 DEF PROCSION
2870 B-E OR 68
2880 GOTO 3800
2890 DEF PROCSIOFF
2900 B=B AMD 125
2910 GOTO 3800
2920 DEF PROCS2ON
2930 B-B OR E8
2940 GOTO 3800
295O DEF PROCS2OFF
2900 B=# ATD 123
2970 GOTO 3800
20*0 DEF PROCS3OM
2000 B=R OR }7
3000 GOTO 3800
3010 DEF PROCS3OFF
3020 B=B AND 119
```

```
3030 G0T0 3800
3040 DEF PROCSAOM
3OSO B=B OR BO
3080 G0T0 3800
3070 DEF PROCS4OFF
3080 l-D AMD 111
3090 GOTO 3800
3100 DEF PROCS5ON
3110 B-B OR 00
3120 GOTO 3800
3130 DEF PROCS5OFF
3140 B=B AllD 95
3150 GOTO 3800
3160 DEF PROCSUNIOM
3170 C-C OR 129
3180 GOTO 3820
3190 DEF PROCSUMIOFF
3200 C-C AlD 100
3210 GOTO 3820
3220 DEF PROCSUN2OM
3230 C=C OR 130
3240 GOTO 3820
3250 DEF PROCSUN20FF
3280 C-C AYD 189
3270 GOTO 3820
32m0 DEF PROCSUN3OM
3290 C=C OR 132
3500 GOTO 3820
3510 DEF PROCSUN3OFF
3320 C-C AND 187
3330 GOTO 3820
3340 DEF PRDCSUM4ON
3350 C=C OR 138
380 GOTO 3820
3370 DEF PROCSUN4OFF
3380 CaC AMD 183
3300 GOTO 3820
3400 DEF PROCCIOM
3410 C=C OR 144
3420 GOTO 3820
3430 DEF PROCCIDFF
3440 C=C AMD 17E
34EO COTO 3820
3480 DEF PROCC2OM
3470 C=C OR 160
3480 GOTO 3820
3400 DEF PROCC2OFF
3500 CaC AMD 159
```

```
3510 GOTO 3120
3B20 DEF PROCC3OM
SESO D=D OR 193
3E40 GOTO 3840
3EEO DEF PROCCSOFF
S80 DED AMD 2E4
sE70 GOTO 3840
3F*O DEF PROCCAOM
3500 D-D OR 194
360 GOT0 3440
3 6 1 0 ~ D E F ~ P R O C C 4 O F F
3820 D=D AND 253
3830 G0T03840
3640 DEF PROCCLK
3680 V=7&FEEO
3080 ? AFECO=(Y AMD 254)
3670 FOR DEL=1 TO 10
3880 WEXT DEL
3890 T4FE80-V
3700 EMDPROC
3710 DEF PROCSLOCLK
3720 V=1免FE6O
3730 ?AFEGO- (Y AMD 253)
3740 FOR DEL^1 T0 10
3750 \\EXT DEL
3780 TAFECO=V
3770 ElDPRDC
3780 PMFEB1=A
3700 cat0 3.E50
3800 ? (%FEA1-B
3810 caT0 3&60
3820 7aFES1=C
3830 COTO 3850
3840 TAFES1=D
3280 ENDPROC
3855
5000 DEF PROCDELAY
SO10 FOR DELAY=1 T0 80
5020 MEXT DELAY
5030 EMDPROC
```


## Appendix D

## Published Papers

## D. 1 Papers Included in the Appendix

This appendix containa the most important papers published by the author which are relevant to the renearch in this theais. Several other papers have been publinhed and presented at variou* forma, but are nimilar in content to those listed below and have not been included in thil appendix. The following papers are included in chronological order:

Evans R A (1985), A Self Organising, Fault Tolerant, 2-Dimensional Array, Proc. VLSI-85, Tokyo, Japan, ed E Hoebat, North Holland 1986, pp 239-248.

This is the firat publication of the aelf-organiaing technique and deacribes the WINNER algorithm applied to one dimension of an array only. Circuitry for automatically entering and retrieving data from the functional rows of the array in deacribed.

Evasa R A, McCenny J V and Wood K W (1985), Wafer Scale Integration Based an Self-Organiaation, Proc. Workghop on Wafer Scale Integration, Southampton, ed C Jeashope and W Moore, Adam Hilger, 1986, pp 101-112.

Thil paper extend the WINNER concept and showa how it can be applied to both dimensions of an array.

Evana R A and McWhirter J G (1987), A Hierarchical Teating Strategy for Self-organising Fault-tolerant Arrays, in 'Syrtolic Arraya', eda Moore, McCabe and Urquhaft, Adam Hilger (Briatol) UK, pp 220-238.

Introduces the acan-path technique for teating the control circuity in WINNER.

## D. 2 Other Publications

The following publications are not included in this appendix since they are utrongly based on chaptera of this theris:

Evana R (1989), Wafer Scale Integration in 'Design and Teat Techniques for VLSl and WSl Circuita', R E Mamara ad., Peter Peregrinus Led, London, to be publinhed 1989.

This is a review of wafer tocale integration research based on chapter 4 to be published in book form. In addition it containameetion deacribing the motivation behind the research into WSI.

Evana R A (1989), Self-organising Arrays for Wafer Seale Integnation in 'Deaign and Teat Techniquen for VLSI and WSl Circuits', R E Masara ed., Peter Peregrinu: Ltd, London, to be publinhed 1989.

This in to be published in the ame book as above, and in a detailed deacription of the WINNER algorithm, including some detaila about ita performance.

A SELF-OHGAMISTM6

- ALLT-TOLERANT, Z-AInENSIOMAL AMAT

Hehard A. Evana

Mayal İgnata and Madar Eatabllahment It Andrew' limad, Nilvarn, Worcte. Mn14 3ps, tingtand

aelf-organising, fautt taterant algorithe for genarating 2-diansianal urrays is deseribed. The alepitha fa completshy table for all grocesiar fault digtributian and raguirai na axemernal concrat. Any reauired degrea af fault tolerance ay be intraduced by incarporating additianal raus Into the array, with an averhas af about 20 gates/procesimor.
 of Vafer icale Integration and high rollability eystemt.

## 1. INTROQUCTION

The past few yeari have teen draatic incrase in ineerest in faute taiarant techniques auliabla top usa vith harduare designs. Thig incraate can be largety ateributed ta twa main factors. Firatiy, thare is bras agreteant in the VLSI conautity that largar chiga vitl be raguiped in the future and in order
 to canstder emplaying faubt taberant techntques ta fnerease the very law
 being placed on regular arehttettura consigting of array of idaneleal procasaing alomenci. de da vell knawn that theag arraya ean offar high compueatian rates by oxplating parallal proceising and pipelining as wall as sidplifiying tha dasign gracesis. In addtian, the regularity allami redundant - Lemens: to te incarporatad into the arrayt in a very giagla manner and these In turn can be unad to raplace any faulty alamenta which oceur for the live gart al tha array.

Aegular arpaya at procesising elamenta can be coniderad in tua categorian. The firat categary facludet array constructed from mimpla praceising elanents
 architectura fa the bit-level ayitolle array [i], where emeh lament cantaing a Angla fulb adder and fev latehes. An appay gantaining elamentiof this type would norealty be faplemented as aingle chip and far thia pesien fithas been termed a 'ehtp level array'.

The second category includea arrays in which the individual elemanta ara gara caplen. Examplet ara array procasiong computars tike the bap El and enit [3]. Eyetulfc arraya of the typ prapoend by tung t4], and arrayi at Trangeuters tyj. Hith these appaya, each alement la litioly to requira a coapleta chtp for fit fmplamentation, whic the whale array my be ceniderad
 termed "ayatan leval arrayi".

Tha fault tolerant atrategy used with a articular arfay wit depend upan the eategary fata which the arpay lalis. At the chip lavel, racenty publighed technique [d], Imolvai the ure ef redundant rame of proceisari



 diacirded by aritehing out a fautiy raw ta gealt. In addition the ivitching gepatian can be perfermad by some very fiaple addtianal lafie.

At the syarea level, the complayizy al ach call mani that it fa fnefficiant to discard whole row of calle ff just one of ftemaber it faulty.
 for perforaing the fault eaterant aperation fa perafted, then it will be pasibla to finclude a larger absalute ouanify af logic per pracesiar at the gyita level zhan at the ehip level. This presentit the epgertuntzy af eaplaying a ace fintelligent fault talerint etrategy.

Thia paper addrasea the problea of apolying faut talerance to bitea teval arraya. Aa aur key concept ve erapese aerhad by whieh an array of
 may ai to conatruet functianal z-alamitonat array from a given 2-dfanifenal arpay containing a nuber af fautey procesiers. fiedundancy is introduced in the form of additional rave of procesinari, the number at which can be chesen to atve vhe defres of faute ealerance requiped. The aboraach aeceari ta be gitabie for use both with arrayi af intercannested enipa or at the wis level.

In eectian 2 me present the propased atparithe and a destibe aracticat
 and ifmulated performancet for various yifld eharacteristicy, whita athad
 5. Finally, in Saction 6 wa diacuse the merits of the technique and conildef mays in which it mighe be fagroved.

## 2. THE ALGORITHA

 erihoganatiy fntercionected procesiari with connectioni theme and y


(a) (b)

fiqure 1. (a) Parfect array, (b) Eentigured daperfect array.

If able ta indicata whether or mot it is faulty. In practice thia bight be
 atolled testing serategy.
 hat perfect finterconnection pattern ifnce there are no faulty pracesiara in
 af faulty procesiars each indicated by erasis. It can be amem that an array which tunctigna an arthoganal arpay fispad a fumetionatly orthagonal arrayl can titti be conatructed by uifng the interconnectiona shavn. The figercannectioni fr the hapizantal difection have been bent by allouing

 abviaus that thit functional erray will be gabler than the earragpanding perfectily cannectad array, but it should be nated that the indemsian of the functianal array is ddentical za that of tha given apray, wila tha diagnafon In the y difictian wil depend wpan the fault digtribution of the array. This Is characterisefc of the aigorithe to be dasilted.

An interconnection pattern ach eat that deacribed above could ba achieved by lager gregrameing or by olectrical fuse bloulng. Mavevef. the methad praposad here raliai upan lagical configuratian which vill occur autamatically whan the array is sutiched on. In erder to achieve thia lt is necaseary to adectate aeaf additionab control efreuttry uith each proceisar in the array. The cambination of a pracesser and fia contral circuitry mill be callad a 'coll'.
 fllustrated in 1 iqura 2. It ahould ba noted that although an orthaganality Interconnected array af functional pracesiera la to benstrueted, a ara coaptax celt Intarcannection mehee fin requifed in order that faulty caltis can be avoided. Tha celt illuszraced hat a sinela connection fin the marih-gouth diretitan which is identical ta that of the pracaiser. However in the

 Eastwarde with tit $N E$, E or sit nelghbours.


Tigure 2. Call Inputioutput requirementa.

The function of each coll it to detabitih coandicatian channels tetwen fte Insernat gracepsor and the grocessar of a nelahbourfing celt in the columni ta
 cannected ta farm number of functional pang which tagether mata up the raguifad tunctianal array. faulty or unused procesiori are bypasiad in the north-sauth diraction by the control circuitry which effactively aliainatai then tran the funetanal ifray.

Each cell has number af cantrat fnguta in additian ta the prasester camanication channels. leferring to figure 2 it can be ween that gignale


 contral agnals latollad Ayailat, avalle and availse entering fram the ME, E and st dipationa raspetively. These are 'avaliabitizy gignala, and carrapanding tignals beave the cill in the directions af $N 4, w$ and Su.
 cell withes ta get ug a commitation channel batwean iti processar and the
 to have been 'camected' ta $\quad$. If a call outputa a true avaflabllity algnat

 gencrated by cell faras the heart of the algoritha.

Avaidabluty Slenate
A cell generates tis avallability output alanaly accarding to the follaming rulas:
(1) A cell can enty eurgur a true avallabllity signal if it contains a procisiar which in fault-free fie tha telf-test showi If te be functional), and at laast ane true avillablifey signal hay teen recielvad fram itime mer simetghours.
(2) If (1) it eatistiad, then the falloulng prfartey gyaren oparates ta dectde in whigh direction to aund true availability algralal

| Maquest Inputi |  |  | Avallability Durpura |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TEOMW | คE04 | neosu | AYAILMU | availy | avallsu |
| Tau* | X | $\lambda$ | TRUE | Palse | FALSE |
| FALS | Thue | \% | TRUE | True | PALSE |
| False | FALSE | TAUE | THuE | Thut | TRUE |
| FALSE | fals ${ }^{\text {c }}$ | FALSE | TMUE | TRUE | TRUE |

y - Any Vabun
 pagueft ifon the wu has highest prieptzy, and requate fram the and su have

 the su of in advance af recelving a reaueit fram agt to the WW of A.

The secand fequest has hlgher priority and must be abig to overfide the su
 acheme causer atsf avallabitity algnal ta be outpur to celta which have no

 to A.

The first pule given the cell glabal lag-ahad eapabitity even though ach
 cilta frag matt to weit ahout the wallablitiy of ather celts. Thia allamia
 faulty procesisar ar would be part of a dead-and raute, fa route that vould not be able ta be congleied due ta cead blockage taref. The geheme allevi Information abaut blockagei to be transeitied fram fight to left ta all the petevant precestiops, whith then decta upon age apprapriate evolding action.


(1) Acelt ean anly output true requas atgnal if fte procissar 1s fault-free and at latit ane requett mas been racelved fram ane

(2) 11 (1) 1 a gatigited then the cell outputi a mingle true peoust vatue to ona of ise mE, And st nefghourt asearding to the priarity tabulatad belowa

| Input Avaliability |  |  | Output mequert |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AYAILAE | availe | AVAILSE | HEONE | HEQE | Wense |
| TMuE | $\mathbf{x}$ | \% | Thut | FALSE | Pals ${ }^{\text {c }}$ |
| FALSE | Thue | \% | PALSE | TRUE | FACSE |
| False | -ALSE | thue | FALSE | FALSE | TRUE |
| Palse | PALSE | PALSE | PALSE | FALsE | FALSE |

y. Any valus

The rulag ensure that only ane request ignal fa output fram any cell, which In turn minurat that cell can mever aceldartally become connestad to more than ene netghtauring celt in the Easterly and vartarty diractians.

The avillabilisy and raquet gignals iegether provide the calls with all the informatian they naed abaut theif aurraundings in arder te te able to farm funtefanal revi af Intercannectid pracesema. The priarity iystem for gending and recelving request and aviltabitity fignale enguras that ieable functianal raye ara eltablighed from wett to alat and fram morth to wouth titating in the top left hand corner af the array. The priority gyetele alio ensureit inat eath ray faresd 1 a

Is fa pasitule far a procesiof to be alted from the functional array for Aeveral diferant reasani. These gan be best een by riference to tigure 3 . Calis bartied with erois ara obviouty oateted because they are fautig.


Mgure 3. Some geed praceltariare not uled.

Howevef, atthaugh catis and are fautefree, they have bain aifted frot the functional arfay because of the prefence of taults fn mearby celte as thaun, unteh eaute ahadaufa eftete. The coneral effeutery in cell a will detect the fact that att of fta ME, E and SE nelghbeuri ara mavailable and
 because it canade be requested by tit wh, y or sumaghaura, fince they are afther faulty ar airasdy conneted to another cell vith highar priarity. calta latatiad $c$ ara antetad bacause thara are Ingutifelent avilabla calla ta allew further congleta functanal rout to ba forand.

Atl colla which are elther faulty or unused far any raman are controlted ta
 the varticat directian.

## 3. CELL IMPLIMENTATION

Cantral elpultry suitable far une with processori having one input or output



 been descrited at the gata level fn the harduape destription tanguage, ELik [7], and the operation af the arfay his been almulatid for a mumer af
 batin producid each tian.

In a practical fagleaentation of this techofque it fa popiste to vilualige the whole array as having twe ateitans. One sestion comprias an underlying apray of cantrat circuitry which ta capable af astabliahine comanteatian channala between-apprepriate nelghboura ta generate functianally orthagonal array an detcribed. The second tettion it an array of procisiarateantaining a number of faulty devieus wheh can be considered ta be ovarlaid on the array of contral circuitry wich then forme fitereannectione betwein pracessars at agprogplate. Bince the contral everhas in array ls only bout 20 gatea per pracasiar the probability of a fautt aceuping In the eontreb eireutiry is likaly ta be aceptably lav. Movever if deafred it ahould be posilble to use techniane such at triplicatian af the coneral efrcuitry in apder en raduce this prabablitiy even furthar.

## 6. perpormance

 techntque tharaticalty model af the algorithe mai ued. In the madel me have aimued that all the cangrol efreutiry agerazes egrpacty and ehat faule anty aceur in the pracisiort. In addition me live aisumed that the
 fiepliatic viaw that each fautt acta fadabendenty af ether taulti in influancing the number of funcional rawi which are genarated.

An faportant feature of the fault dietribution fathememen number ef taulty proceitara aceurring fn any ane catume of the array olnce ft fa priadarily thts value which lifits the number af pracealari avaliable for forming functianal pous. The calculatians give the factar (ealled the adedundancy factar), by which the number af rawi mat be fncraased in arder so aenteve functional
 pracestara. In ether varda:


In efder to asaas the valiatizy of tha model the algorithm was degertbad and gimulated in Algal. A number of ilaulatiant wera perfaraed an an array with
 fadundancy factar wat than derived for diftersis yiald valuat by averafing ine
 by cabsulation and afaulation ara grasented fin flgure 4 . It can ba gaten that both curvei are afallar in ahapa and that there fa gaed capralasion at yifla abave abaut 60\%. Masever, the almulation pasulti findeate that the pedundancy factor rises auch earliar than pradicied. Thia fa thaughe to be du to illand order effacti beconing gignfifiant az yields belay abaut boz. The ant dofinant effect if tikity to be that in the beasence of arga numer af fautty, seme of the functional cell witt bacome Inaceasifile becauta they are partiabty ar complately suppaunded by fautiy cells. Thit witi reduce the -ffective yifld of the array and tand ta we the thearefical curve ta the right.


Hapre 4. Theoratíal and staulated parformences.

## 5. tramspagent usen interfaci



 ta apaty inputs and racilva autputa fram the array. In the verifeal difection this fa not such a problem because the functionat apray fa the rame widt ai the fivan appay.
 the 4 ide of the array apk the gtart of aech functional fou, while an the $E$ side. true request ilgnali mart the enci af functianal ravi. these gignali
 fautt-taberant array agear like gerfeet array to the uier, whe nated nat be aware that hasing ahyifally faperfect array.

This task can be perfaraed using an finput array of colls and an dutput array
 ifngle cell for each of the Input and dutput arrays, while figura a
 to moted that the cilla are birrar fagage of each other with the frigut celt having an eatra wite pailing though it. Each al the ingut and eutput arpays

(a)

(b)


Figura 5. Cella forz (a) Input array, (b) dutput array.

figure (a) (a) Input and (b) duout interface arraye.
ai any columa ae there are horizantal inputa op outputa to the canfiguring array. The ingur arpay agerates as faltava. The CThL ingutit the top of the array are iat to ThuE and aignata ape apolied to signal inguts. Each ciml


 zurn fa connectad to the eain appay. The cell phen eutputs false cthl and AVAILy values. This praventa any other alanal inputa fram bacoaing connected ta tha same Input af the en In array, and alea prevanti the algnal ingut just connected to the ain array froe becoaing connectad to any othar finput of the cofn arfay. In this way, the pightage gignal input appliad to the fnput array will be comected ta the firat avallabla functianal rav atarting from

 to calle on the poriphery of the array ara conmacted to phise valut. This pravides the neceisary boundaries vithin which the eanflgursifon algorithm fa to operati.
 functianal ravi gmarated by the ablf-canflguring efrcuitipy enceade the number
 are bypassed in the norih-south direction. This can be tiagiy achieved by

 requati stgnal ara applied ta at functional rows encept thoie which ere in erceis of the requifed numer.

Tha dutgut deray egerates in alatiar mannar ta the fngut aray, erept that It if naw cialad by the lezoutst ilgmala emerging from the min array. Dutputa apgear at the toc af the apfay with the eutput tron the zogogit functonal rou buine an the teft.

An fintarating fasture af either the fndut or output arrayl if that they can also provida Intormation about thether sufficient functional rous have bean faund far the number af algnal finputs whith have betn agoliad. Such an


 connect ta, one or mare al the cthl autputi wit itill be tive.

## A. DISCUSSion

In thit ection we consider the aerita of the techniqua and diacuat the validify of the lesiuntions which have bean made.

The techntqu paseases a number of ateractive properties. There incluge the
 diserituctani, and the fact that the algorithe racuiras no glabal contrata in addition the technique ta apolicable ta any apinoganaliy connected miray ragardiens of sixe.

A number of alsumption hava been ada. Firaty it han beth aisumed thit eash braceisar ean test fteit. Thin fs not uncasanable athere is currentiy buch interest fn the araa of salf-tast. Mowever ft will be necessary to encure
 nae fault in the test circuitry. sacondty, it hat bean astumad that the
 assumption but the prababitity of it being true can be fineriased algnificanty

veting, or by relasing the design rutes for gritieal gapte ef ehe circuit. The assumation that taulty preceiser: will be diftibuted eneiraly randanty

 the array adge will have a Mighar grabability of fallura than ane namear ta the elddife of the array. It Eay be paitithe, havever, sa overcone zhit sa noe* ertent by, for example, diacafding the auter portion of the wafer.

The algorithe could find agolication in any aysea whith involvet the use af arfay af ddenefeab grocisiars. It could be uned to anhance tha pillabltizy of aymes, for examole a intributad Array Processar [5], ar ta lagrave the
 procastari will be governed by the acteptable averhead arasanted by the cantral eircutiry. in addition to fti uat far generating functional 2-diaensianal arrays, the technfque could atso be used so sonstrucs a linear chain of pracestora ty fotaing the ends of the functionat rous. in this call the apocisar byasia etreutery would nat be fagulfad.

## BEFETENCES

 Proc VL5I-83. Trandheia, Moryay, Auguit 1983.
[2] Hackney 4 and Jesthope C H, MParallel Camputern", Adam Higer Led.e Aryate pe 174-192.

 11-22, 18a3.


[5] 'Immos Prativinary baga sheet Ims T424 Tranaputer', INMOS Ltd, Mov 1986.

 19月3, Vol 19. No 14. po 525-527.
 ICCE E2, sept 19a2, 日p 404-607.

# 3.5 WAFER SCALE INTEGRATION BASED ON SELF-ORGANISATION 

R A Evans, J V McCanny and K W Wood

## INTRODUCTION

Advances in VLSI technology have led to increasing interest in twodimensional processo: array architectures as a means of implementing hardware systems which are required for the high speed computation of highly structured operations. Such applications are encountercd in real-time digital signal and image processing and in scientific computation (Reddaway 1979. Robinson and Moore 1982. Duff 1978. Kung and Leiserson 198(). Given the curreni trend towards wafer scale integration (wst) (McDonald et al 1984. Moore 1986), it is important to consider how such architectures could benefit from developments in this type of technology. particularly as they exhihit a number of features which are attractive from a wsi point of view. First, their highly regular nature should make such systems easier in design than ones based on random logic. Secondly. their strong dependence on nearest neighbour connections should help avoid problems associated with propagation delays on long random intereonneets. Such problems appear to have been the major reasons why Trilogy's recent wsi venture did not result in the production of commercial devices (McDonald et al 1984).

A number of techniques have now been proposed and/or demonstrated which are applicable to iwo-dimensional processor arrays. Broadly speaking these can be divided into two main classes: (a) those which required some form of post-processing to be done to the wafer. such as diseretionary wiring or the use of lasers to make or break electrical connections (Raffel et al 1984, Petritz 1967): and (b) those which involve reconfiguration by electronic switches which are usually addressed from the edge of the wafer (Hedlund and Snyder 1984. Katevenis and Blatt 1985).

The main advantage of the second class of techniques over the first is that reconfiguration can be carried out during normal circuit operation and this allows further faults to be avoided as they develop during use. The scope for doing this using post-fabrication techniques is extremely limited. However,

Copyright © Controller HMSO. London. 1986.
the use of programmable switches and their associated mesh of control buses (which in general must be designed to have a high probability of working) represents a considerable overhead in terms of silicon area and power consumption by comparison with techniques such as laser welding.

In this section we examine fault tolerance in two-dimensional processor arrays and present what we believe to be a novel solution to the problem. The general approach which we will describe could be classified under ( $b$ ) above. in that it is based on electronic switching. However. it eliminates the need for any global control and occurs automatically when the array is switched on. The technique utilises the cellular properties of arrays and is applicable $t 0$ systems such as systolic arrays which have nearest neighbour interconnections only. Each cell within the array is given some intelligence in the form of a small amount of additional circuitry. This enables each processing element independently to make local decisions about how it should be connected to neighbouring elements. taking into account its own functionality, the functionality of its neighbours and the connection priorities to these neighbours which are defined in specific algorithms. The effects of these local decisions propagate throughout the array and manifest themselves globally as a complete self-organisation of the functional processing elements into a correctly interconnected functional iwo-dimensional processor array.

A number of algorithms incorporating these basic concepis can be derived. For our present purposes we concentrate our attention on two related algorithms which illustrate the basic technique. The first scheme is the simpler of the two: the second method to he described is of a more general nature. The relative merits of the imo approashes are considered. along with a number of other important issues such as practical implementation. and ability to cope with various fault distributions. The major conclusions which can be drawn from the work are presented at the end.

## ALGORITHM NLMBER 1

The aim of hoth algorithms to be described in this section is to construct an orthogonally interconnected two-dimensional array of processors of the type shown in figure $\mathbf{3 . 5 . 1 ( a )}$ from an array of processing elements, some of which may be faulty. Figure 3.5 .1 (b) shows an example of an array which has been connected in such a manner, with faulty processors each indicated by a cross. The interconnections in the horizontal direction have been altered in the vicinity of faulty elemerits by allowing processors to communicate with their diagonal neighbours and this enables rows of functional processors to avoid faulty processors. It is obvious that the functional array generated in this way will be smaller than the corresponding perfect array due to the presence of the faulty elements but it should be noted that for the wiring
scheme shown in figure $\mathbf{3 . 5 . 1 ( b )}$ the $\mathbf{x}$ dimension of the functional array is identical to that of the given array, while the $y$ dimension depends on the number of faults which occur in each column of the array.



Figure 3.5.1 (a) Perfect array. (b) array with faults avoided.

An array of processors containing faulty elements can he given the ability to organise itself into a structure similar to that shown in figure $\mathbf{3 . 5 . 1}$ (b) if the following assumptions are made: (i) that each processor contains some form of self-testing circuitry which allows it to indicate whether it is working, and (ii) that all connections in the vertical direction can he designed so that they are fault-free and are organised so that initially, at switch-on. all processors are hypassed. Bypass connections around a processor are only removed to allow a cell to become part of the functional array if the cell itself is functional and is contained within a functional row

The method proposed for fault tolerance is assumed to occur automatically when the array is switched on and is a totally asynchronous technique. The decisions which cells make ahout their connections to neightours depend not only on whether a neightour is faulty but also on the decisions heing made by those neighbours ahout their oun environment. In the early stages of self-configuration the situation may be highly dynamic with cells forming and relinquishing conncetions to other cells as a result of being overridden by higher priority decisions which have been made at other localities and have rippled through the array. Connections may in fact experience a number of iterations of this iype but will always settle into a self-consistent, stable state.

A basic cell with the required self-healing capability is shown in figure 3.5.2. It should be noted that although the $\mathbf{N}-\mathbf{S}$ connections are similar to those required in a non-fault-tolerant circuit. extra channels have been provided on the eastern and western sides which allow the cell to communicate with neighbours to the NW, W and SW. and the NE. E and SE respectively. Each cell also has a number of control inputs in addition to the
processor communication channels. These are indicated in figure 3.5 . 2 as request (REO) and availability (AVAIL) signals.

If a cell A outputs a TRUE request signal to some other cell B it means that cell A wishes to set up a communication channel between its processor and the processor in B. If such a communication channel becomes set up then $\mathbf{A}$ is said to have been 'connected' to $\mathbf{B}$. If a cell $\mathbf{A}$ outputs a TRUE availability signal to another cell $B$ it means that cell A contains a processor which is available for connection if requested by cell B . The manner in which these signals are generated by a cell forms the heart of the algorithm


Figure 3.5.2 Basic cell has ing self-healing capahility.

Availability signals
A cell gencrates availahility output signals aceording to the following rules:
(i) A cell can only output a TRL'E asailahility signal if it contains a processor whigh is fault-frec (i.e. the self-test shows it in te functional). and at leasi one trt'E availahility signal has heen receised from its.NE. E or SE ncighhours.
(ii) If (i) is satisfied. then the priority system of tahle 3.5 .1 operates to decide in $u$ hich directions to send TRLE availathility signals.

Table 3.5.1

| REONW | Request inputs |  | Availuhility outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | KEOW | Rr:Osw | AVAlLSW | AVAIIW | AVAILSW |
| TRUE | $\times$ | $x$ | 1RLE | FALSE | False |
| FALSE | TKLI: | $\times$ | TKLE | TKUE | ralse |
| False | FALSE | THLE | TKLE | TRUE | TRUE |
| FALSE | FALsE | FALSE | TRLE | TKLE | TRLE |

This scheme allows a priority of connections to be established so that a request from the NW has highest priority, and requests from the $\mathbf{W}$ and SW have successively lower priorities. Such a scheme is required in an iterative system to ensure that a stable solution is reached. The scheme causes cells to output FALSE availability signals to neighbouring cells if they have no chance of obtaining a connection. This might occur for example when a higher priority connection has already been established.

The first rule gives the cell a global look-ahead capability even though each cell is capable only of local communication. This enables clustered faults to be avoided in the following way. Information is passed between cells from east to west about the availability of other cells. This allows a cell A to prohibit another cell from connecting to it if $A$ either contains a faulty processor or would be part of a dead-end route. i.e. a route that would not he able to be completed due to some blockage later. Such a dead-end route could occur. for example, if three vertically adjacent processors were faulty. In this case a functional processor to the left of the centre faulty processor would find that all of its possible connections to neightours are unavailable. The functional processor would then declare itself to be unavailable. The scheme allows information about blockages to be transmitted from right to left to all the relevant processors, which then decide upon some appropriate avoiding action.

## Request signals

Request signals are output from a cell according to a different set of rules:
(i) A cell can only output a TRUE request signal if its processor is fault-free and at least one request has been received from one of its NW. Wh SW neighhnurs.
(ii) If (i) is satisfied then the cell outputs a single TRLE request value to one of its NE. E and SE neighhours according to the priority tahulated in table 3.5.2.

These rules ensure that only one request signal is nutput from any ecll. which in turn ensures that a cell can never accidentally hecome connected in more than one neighbouring cell in the casterly and westerly directions.

Table 3.5 .2

| Input availability |  |  | Output request |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AVAILNE | AvAILE | AVAlLSE | REONE | REOE | REOSE |
| TRUE | $\times$ | $x$ | TRUE | FALSE | FALSE |
| FALSE | TRUE | $x$ | FALSE | TRUE | FALSE |
| FALSE | FALSE | TRUE | FALSE | FALSE | TRL'E |
| FALSE | FALSE | FALSE | FALSE | FALSE | FALSE |

The availability and request signals together provide the cells with all the information they need about their surroundings in order to be able to form functional rows of interconnected processors. The priority system for sending and receiving request and availability signals ensures that stable functional rows are established from west to east and from north to south starting in the top left-hand corner of the array. The priority system also ensures that each row formed is as close as possible to the northern edge of the array, thus maximising the number of rou's generated.

## ALGORITHM NUMBER 2

The above approach makes the basic assumption that it is always possible to bypass faulty cells in the vertical direction. However. when we started this work our basic philosophy was that the configured array should completely avoid all faulty processors. In this section we will show how the technique of algorithm I can be extended to encompass this philosophy by configuring both the rows and the columns. To see hou this is done the reader is referred to figure 3.5.3.


Figure 3.5.3 (a) Functional rows. (b) functional columns. (c) functional array.

Figure 3.5.3(a) illustrates a typical array $u$ hich has been configured in the horizontal direction using algorithm 1. Functional rows have been generated which each contain a number of working processors equal to the width of the original array. Figure $3.5 .3(b)$ illustrates the same array which has now been configured in the vertical direction using an identical algorithm operating vertically. Here, columns are constructed which keep as close as possible to the left-hand side of the array and each functional column contains cells equal to the height of the original array.

Since the configurations generated by the algorithm consist of full width rows and full height columns, the superposition of the rows and the columns must generate an array of functional processors at the points of intersection of each row with each column. In addition, the processors within the array region will have orthogonal interconnections. The superposition of the rows
and columns is shown in figure 3.5.3(c), where the processors forming the final array are indicated in black. Some processors have either horizontal or vertical connections but not both. These are controlled to act as bypasses in the direction in which they have connections. The size of the functional array is determined by the number of functional rows and columns generated. If $p$ is the number of functional rows and $q$ the number of functional columns. then superposition will generate a functional array of dimensions $\boldsymbol{p} \times \boldsymbol{q}$. A cell suitable for use with this algorithm would have extra communication channels and control signal paths for both the horizontal and vertical directions.

There are in fact two types of undesirable condition which can occur when the rows and columns are superimposed. These have been called double site' and 'crossover' conditions and must be handled separately if a correct array is to be produced. The example illustrated here contains several double sites.

## Double Site Condition

Referring to figure 3.5.4(a) we see that there are two processors (A and B) belonging to the same functional row which both occur in the same functional column (or vice-versa). The effect of this is that there are two processor sites, $\mathbf{A}$ and $B$, where only one is required. The problem can be overcome by instructing one of the processors to act as a bypass in both the horizontal and vertical directions. In our implementation we always instruct the upper processor to become the bypass. The rule for doing this is as follows:

If a cell finds that it is requesting to be connected to a cell to its SW or SE for both its rows and its columns, it will become a bypass for its horizontal and vertical connections.


Figure 3.5.4 (a) Double site condition. (b). (c) crossovers.

At first sight it may appear that since the process of avoiding double sites requires functional processors to be discarded the functional array size might be reduced as a result. However, these processors could not have formed part of the functional array anyway and discarding them does not affect the array size of $p \times \boldsymbol{q}$.

## Crossovers

This problem occurs when a row and a column intersect each other at a point other than a processor site. Crossovers can oceur in two distinct ways as shown in figures 3.5.4(b) and (c). Unlike the double site condition which can be overcome without altering the configured rows and columns. the solution to the crossover condition requires either the row or the column containing the crossover to be physically altered so that the superposition erossover does not occur. Alteration of the row or column may of course produce effects which propagate throughout the array until a new stable configuration is achieved.

We have devised a technique which avoids the crossover condition. It requires the use of an extra bit in both the horizontal and vertical directions. These extra bits allow the rows to be generated as before. but resirict the generation of columns to sites which will not cause crossovers. It can be seen from figure $3.5 .4(b)$ that the crossover could be avoided if cell 3 was made 'unavailable' to cell 2. In figure 3.5.4(c). the crossover could be avoided if cell 4 was made 'unavailable' to cell 1 . In the first case, this can be achieved by using an extra bit which propagates hetween cells in the north-south direction. The bit indicates whether or not a cell is outputting a row request in the SE direction and if so it causes the column Avalline signal in the cell belou to be inhibited. The second crossover case may he avoided in a similar manner by passing an extra bit from west to east, indicating whether a cell has output a rou request to the NE. and if so inhibiting the column AVAILNW in the cell to its right. The cost of this technique is two extra inputs and outputs plus two (A AND NOT B) logic functions in perform the inhibitory action.

We have also investigated the possibility of avoiding crossovers $u$ ithout using any extra bits by exploiting features of the availability signals. This is in fact possible but can unfortunately become unstable for certain fault distributions. For this reason the technique is not described in detail here and would not he recommended for use in practice.

## DISCUSSION

A number of important questions arise concerning the implementation and application of the two schemes described. In both approaches the basic
assumption is made that each processor has the ability to test itself. This is felt to be a reasonable assumption given the current interest in the area of self-rest and the fact that a number of chips are now available which possess this capability. It is also important to note that although the algorithms described in this paper have been presented with wafer scale integration in mind they are equally applicable to high availability and high reliability systems. For example, a major application of the techniques may be to circuits such as multi-processors on a hybrid or printed circuit board. The basic assumption of fault-free bypass circuitry in the vertical direction which is implicit in the first algorithm should be reasonably easy to achieve for this type of application.

Control circuitry suitable for use with processors with single input and output lines in each of the N, S, E and W directions has been designed for both methods. In the first case this introduces an overhead of approximately 20 two-input gates per processsor whilst in the case of the second method the corresponding figure is roughly doubled. For systems in which processors are connected via multi-bit buses, additional circuitry is required for each wire in order to allow the whole bus to be routed to the appropriate neighbour. Generally speaking, the overheads required are relatively small but the approach is obviously best suited to systems in which interprocessor communication is by serial links. Systems built from the INMOS Transputer. for example, are therefore seen as ideal candidates for the methods described (INMOS 1984).

Both algorithms have been validated using the hardware description language ELLA (Morison ef al 1982). This has allowed the techniques to he described and simulated at the gate level for a number of different fault distributions. In all cases correctly configured arrays were produced.

In a practical implementation of this technique it is possible to visualise the whole array as having two sections. One section comprises an underlying asynchronous network of control circuitry which is capable of establishing communication channels between appropriate neighbours to generate a functionally orthogonal array as deseribed. The second section is an array of processors containing a number of faulty elements which can be considered to be overlaid on the array of control circuitry which then forms connections between processors as appropriate. Since the control overhead in an array is only a few tens of gates per processor the probability of a fault occurring in the control circuitry is likely to be acceptably low. However, if desired, it should be possible to use techniques such as triplication of the control circuitry in order to reduce this probability even further.

An interesting application of our approach is in self-timed systems such as wavefront array processors (Kung 1982), where the only global signals required are power rails. Such a circuit would consist of a collection of totally autonomous cells each with the capability of forming links with its neighbours to generate a functional iwo-dimensional array and each with the
independent capability of controlling the timing of information between itself and its neighbours.

It is important to ascertain the ability of the two algorithms deseribed to cope with various fault distributions. Models of the algorithms were therefore written in ALGOL and each was simulated for a $10 \times 10$ array of cells with random distributions of faults. A number of different simulations were carried out for arrays with processor yields of between $\mathbf{5 0 \%}$ and $100 \%$. Then by averaging the results obtained at each yield value we were able to estimate the 'overhead factor', which for a given target array size and overall processor yield indicates the factor by which the number of cells in the target array must be multiplied in order that. on average, it will be possible to form the target array. These results are presented in figure 3.5.5. The shapes of both curves are similar with the value of the overhead factor initially rising slowly from unity as the cell yield drops from $100 \%$ but then rising more rapidly for yields less than $60 \%$ and $80 \%$ for algorithms 1 and 2 respectively. This is mainly due to the fact that functional cells start to become inaccessible below these values due to being partially or completely surrounded by faulty cells and this reduces the number of functional rows and columns which can be formed.


Figure 3.5.5 Algorithm performances.

Since algorithm 2 effectively uses algorithm 1 in both the row and column directions, one would expect the overhead factor for algorithm 2 to be the square of that for algorithm 1 . The results of the simulations confirm this and clearly indicate that if bypassing of faulty processors is acceptable then algorithm I should be used. An alternative way of expressing the performance of the algorithms is in say that if the initial array has a processor yield of $75 \%$ then on average a 'harvest ${ }^{\text {' of }} 60 \%$ of the working processors will be achieved by algorithm 1 and a $25 \%$ harvest by algorithm 2.

The discussion up to this point has neglected the important issue of inputs and outputs to the fault-tolerant arrays deseribed. The user of such a circuit
obviously needs to be able to apply his input signals and receive output signals at appropriate points at the extreme ends of functional rows and columns of the array. Connections between a set of input/output ports and the main array can in fact be made by applying the same principles of selfconfiguration which have been applied to the array itself. As is described in detail elsewhere (Evans 1985), one can make use of the availability and request signals which emerge from the edges of the array to route the inputs and outputs of cells to a set of pads located around the edge of the wafer. With this facility, the array appears as a perfect circuit to the user and he need not be aware that the circuit he is using actually contains a number of faulty processors.

## CONCLUSIONS

In this section we have proposed a novel approach to achieving fault tolerance in any processor array using techniques based on selforganisation. For the purposes of illustration we have concentrated our attention on an orthogonally interconnected two-dimensional array and have described two specific algorithms which can be used. each having its own relative merits. However, many variants of the self-organising approach can be developed and can be applied to a range of computational structures. particularly those with regular interconnections. It is hoped to present further discussion on the broader application of the basic concepts in the future.

## REFERENCES

Duff M J B 1978 Review of the CLIPd Image Processing System Proc. Nat. Compul. Conf. 1055-1060
Evans R A 1985 A Self Organising. Fault-Tolerant. 2-Dimensional Array Proc. VLSI-85 (Amsterdam: North-Holland)
Hedlund K and Snyder L 1984 Systolic Architectures-A Waler Seale Approach Proc. IEEE /m. Conf. on Computers 604-610
INMOS Lid 1984 INMOS Preliminary Data Sheet IMS T424 Transpurer
Katevenis M G H and Blatt M G 1985 Swith Design for Soft-Configurable wsi Systems Proc. 1985 VLSI Conf.
Kung H T and Leise rson C R 1980 A lgorithms for VLSI Processor Arrays Introduction to VLS/ Systems (Reading. Mass. : Addison-Wesley) Ch. 8
Kung S Y es al 1982 Wavefront Array Processor: Language Architecture and Applications /EEE Trans. Comput. C- 311054
McDonald J F, Roger E H and Rose K 1984 The Trials of Wafer Scale Integration IEEE Spectrum (Oeiober) 32-39

## 112 Interconnection Strategies

Moure W R 1984 A Review of Fault Tolerant Techniques for the Enhancement of Integrated Circuit Yield GEC J. Res. 2(1) 1-15
Morison J D et al 1982 ella: A Hardware Description Language Proc. IEEE ICCC 82 604-607
Petritz R 11967 Current Status of LSI Technology IEEE J. Solid State Circuits 2(4) 130-147
Rafel Jet al 1984 A Wafer Scale Digital Integrator Proc. IEEE Inf. Conf. on Compuer Design: VLSI in Compurers (ICCD '84) 121-126
Reddaway S F 1979 The dap Approach Infotech State of the An Report: Supercomputers 2 311-329 ed C R Jesshope and R W Hockney (Maidenhead: Infotech International Lid)
Robinson I N and Moore W R 1982 A Parallel Processor Array Architecture and its Implementation in Silico Proc. IEEE CICC 41-45

A hIERARCHICAL tEST Strategy for self-organising
fault-tolerant arrays

R A EvANS and d G MEMHIRTER

## INTRODUGTION

In the past, fncreases in the performance of electronic systems have to a large extent been gained as result of taproved device procesing. This has frovided higher levela of integration together with reduced device propagation delays. The realdsation that devices aramproaching fundamental performance limits and the facs that for many afplications the advances are not kepping pace with the desife for faster procesifng has been fuelting interest in parallel arenitectures fer a number of yeari and is now ajor driving fores Eehind the increasing interest in Uafer scale integration.

The main difference between single ehtps and uafer scale devices fa that wafer Scale Integration, or USI for short, requires fault tolerance to be butlt in as stancard procedure before devices can be fabricated; chips in general do not reautre fault tolerance although sone specialteed devices, such as memories, have incorporated fault tolerante for many years. for this reason, aany researchers in the uSI field, for example Chevalfer and Saucier (1985), Raffel (1985), and Moore and Mahat (1985) have devoteo their efforts to deviloping techoiques by which working syateas can be generated from syitems contalning faulty components. Most of the work has focussed on arrays of processors since their regularity allows a globit pool of redundant elements to be employed. Each redundant element can in principle be used to replace a falty cell anywhere in the array provided that the appropriate suttehing arrangement is incorporated.

Several problems require tiudy. Firstly, ene and tuo dimensional arrays require very different treataent. In a linear. or one drmensional array, faulty elements can simply be bypasied; in a two dimensit. array, the network connectivity must be aintained in the presence of the iaults and this is a more complex task. In this paper ve cansioner only ado ditaibional arrays. Secondly, in USI we are dealing with the unknoun in the sense that we do not know which parts of the circuit are functional and which are faultyIt may be that the suitches themsives are faulty. We therefore need to investigate ways in which taults can be detected and tolarated, not juse in the array itself, but in the configuration lagle, she sati-test efreuitry, and any other circuitry which aight be used. In short, we need to develop a veriflably functional system so that the user can be confldent that his array will configure fiself correctly.

In this paper, we present a herarchical approach to testing and fault solerance within the array. This allows the user to verify that the cfrcuft

Copyright (C) Contraller Hmso, London, 1986.

Is vorting and also maxtades the array yteld. In the follouing etetion we briefly reviev on appreach to 9-diaenaional usi processor arraye in which tio functanal lements have the abllity to organdee thessalves around the fauley ones in order to construct functional array. This is followed by a discusition of the requirements and potential problems of teating the array -lements and the control circuttry and presentation of aterarchicat strategy which permet extermal testing of all the control circuitry with the emosis on vertfiability by the user. We also show how faults in the control cireutiry and test circuitry can be zalarated. In the final gection ve attenpt to quantify the effect of the hierarchical test gerategy on the overall array yield.
the 'hinner' self-organising algorithm
'wanmen' ls an ascenym for 'Wafer Integration by Neareat Neighbour Electrical Reconfiguraston', and ts an aborithm for contiguring a 2-etamerstonab array ci crocessers in the presence of fautts; see Evans th (1985). The central concept of the algorithm invalves distributing amall amount of contral circuitey throughout a 2-dimenafonal array of processing elements such that each processor has an dofentical extra circuit associated with te. The extra

figure 1. Connectivity of self-organtsing celt.
circuitry gives the processers the abllity to decide how they should be connected to their neighbouring processors based on anowligdge of thetr neighbourg' functionalfyy, and avallability. The interaction between procesiors occurs lacably, with processors communicating only with nearest nedghbours and this results in a conplete self-organisation of the array into - functional array.

A call with interconmections suftable for generating orthoganally interconnected array of processors ia llustrated in flgure 1. It can be geen that in addition to the North, South, East and West connections mornally required for an orthogonally interconnected array, the cell has North-west, North-East, Sourh-west and South-East connections. These incrase the connectivity of the cell and allou faulty gells to be avolded. Furthermere, there are connections prefixed by REQ and AVAIL. These are gingte bit aignals which allow the contral circuits in adjacent cella to tneeract uith each other. -he manner in uhtch these fnepactions rake place forma the heart of the HINNER self-organising algorithm, and is presented in table 1 in the form of a truth table giving the coll avallability outputs corresponding to Request inputs, and vice-versa.

Table 1. Generation of Avaliadility and Request Stgnals
Cell must be functional, and ar least one REQuest or avallability incut must te TRUE, otherwise REaust and AVAllatility outpurs become false. ( $X$ - DCN'T CARE)

| REQUEST INPUTS |  |  | availability outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REgnw | RE24 | R¢asu | availnd | avaith | Availsw |
| true | $\times$ | $x$ | true | FALSE | FALSE |
| false | true | $\times$ | T 4 UE | thue | FALSE |
| FALSE | FALSE | true | true | true | true |
| false | FALSE | FALSE | TRUE | true | true |


| AVAILAEILITY INPUTS |  |  | REQUEST OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AVAILNE | availe | AVAILSE | REONE | REQE | REQSE |
| true | X | $x$ | ThuE | falsE | FALSE |
| FALSE | true | $x$ | false | Thue | FALSE |
| FALSE | FALSE | true | false | FALSE | TRUE |
| FALSE | FALSE | FALSE | false | FALSE | FALSE |

FOR GOUNDARY INPUTS: HORIZONTAL INPLTS = TRUE DIAGONAL INPUTS = FALSE

The tocal deciatons made by the cells within the array occur simultaneously. In the early stages of self-organisation the situation may be highly dynamic yith cetls forming and relinquishing connections to other cells as a result af being overridden by higher priority decisions which have been made at other localtties and have propagated through the array. However, although connections may experience number of fterations of this type, stable functional rows of interconnected processors are formed, one by one, starting as the top of the array. Once formed, these rous are no longer affected by the activity of the cells in the lower parts of the array. in efiect, a 'boundary' moves through the array from top to botion, above which stable rous
exist, and below which stable rows have yet to be formed. then the boundery passes out of the bottom of the array, all posafbie funcitonal rous will have been formed. This process is alway completed yithin ityed number of ateps - approxtmately $2 N$, where $N$ is the dimension of the array. The priarities for REQuest and AVAllability which are given in table 1 ensure that no unresolvable contention problems can occur.

The interactions of the $日 E$ 保est and avalabllity signale described above gencrate functional rous of faterconnected processors apaning the entire width of the array. These rous have one processor in each column of the array. To form a functional array the rous can be connected together in the vertical direction by making connections betueen all the cells in a given column, but bypassing faulty cells and gells whteh, although functional, ari net part of a functional row. An array which has been conflgurad in this way la flusiratec in figure 2.


Figure 2. Example of Conitgured Array.

Simulations to estimate the performance of the algorithm have been carried out and the results are plotied in tigure 3. The graph shous a number of curves, each representing a constant value of array yield. These show how the array yield varies with both redundancy overhead and processor yield and tndicates that processor yields of $60 \%$ or greater are llkely to be required in a practical system.
hierarchical test strategy

From the manutacturers point of viey, the ideal USI system would be one in which the array elements are capable of perforaing full self-test, and configuring themselves automatically into a functional array ufth 100\% reliability and without any external asaistance. In the real world such a
syatem can onty be dreas afnce we cannot rely on any gart of the circuitry on the wafer to perform ita predefined task corfectly. From practical potnt of vieu thit mana that the anculacturer must perform at least a mall teat on tome part of the circuitry. The tasted ctrcuitry can then be relled upan and used in further testa of the wafer. The challenge fa to develop a strategy which requires a smatl amount of efrcuitry to be externally tested, and to be able to carry out the test in afaple manner.


Figure 3. Performance of the UINNER Algoritha.

Atthough essential to the self-organtsing algorttha, the control circuitry can cause serious degradation in the overall array yleld for the following reason. The self-organiaing array conaists of a number of processing elements togezhep with their assoctated control circuits. Provided that sufficiens spare rows have been used, the configuration algoritam can potensially conflgure a functional array even if many of the processors are faulty. However, for an array to be ture of warking, all the contral circuits must work, and atthough each is very simple, she sotal amount of control circuitry in the array is quite large. If is easy to see that in a large array, the array yiald achieved is likely zo te dominated by the possibly poor yleld of the array of control efrcuits rather than the conftgurea array of processors. The test and fault tolerant hierarchy to be described reduces this problem to a more aceptable level.

The testing erpategy operates at several levels. The highest level is the eelf-test perforaed auronatially by the elements of the array. This is assumed to be based on the signature analyals approach. The other levels of test are all performed by en external tource and allaw testing of the centrol efrcuitry, the stgnaturs analyser comparator and the scan paths which are used to test the contral circuita. In addition, faute in the control circuits and compargtop can be toleratea by masing out the circuits uhtch are fauley so that they ar fonored by the other elements bithin the array. faults in the acan paths can also be tolerated to some extent as will be described.

Control circult Tests
In considering the ialf-organtsing algorithm deseribed in saction 2 , it can be sesn that faus in control cireuit could be disastrous. for example, an avallability cutput in cell containing faulty processor coutd be stuck-at-1, incorrectly indicating that the cell it available for use. Inis could ease the factey processor to be inadvertently conflgured into the arpay and would result th the array being non-functional. for this reasan, an externat test of the conerol circuitry is essential.


Figure 4. Schematic of the Scan Path Testing Approach.

The control circuitry associated with each alement of the array is a purely combinational circuit and as such can be tested easily ff it can beaccessed from an external source. The required aceess can be provided by including a scan path between each column of processors as illustrated in figure 4 , in which each dot represents a group of sean path registers in the availability, HEQuest and signal paihs. A single scan register is illustrated in figure 5 and its function for different values of $A$ and $B$ is shoun in table 2 (the AND gate should be fgnored for the moment. Gy applying the appropriate combination of control stgnats at the $A$, Band clock inguts, test patierns can be loaded serfally into the sean paths from the external tester, (set $A=0$, $B=0)$, applied in parallel to all the control circuits ( $A=1, B=0$ ), and the outputs clocked out serially for checking ( $A=0, \mathrm{~B}=0$ ). This procedure allsus alt control efreuts fauts to be detected with amall number of test
paterns. To allou the control etrcutery to operate normally, A and Bare both set to 1 to llou signals to pass seraight through the scan register.

Table 2. Scan Path Function.

| A | 日 | Scan Function |
| :---: | :---: | :---: |
| 0 | 0 | Serlat-load endft regiterer |
| 0 | 1 | Serfal test of strafght shrough connection |
| 1 | 0 | Parablel-load andit regigear |
| 1 | 1 | Ac:lvate straight threugh pash |

Having detected a faulty control circuit it is desirable so be able to tolerate it rather than discard the whole uafer because of small faule. From table 1, it can be seen that a cell rectiving a False avallaiditry stgal from its netghbour cannot outdut REDuest to that netohbour. furthermore, cell raceiving a FALSE REGLes: 4 ngu: frcm a neighecur is not inflencea at all by that noighoour. As a result, if REGuest and availability outputs of acelt contatning faulty control circuit could be fored to be FALSE, it weuld effectively mask the faulty cell out of the array. Thia can be achieved by using a aodified scan path register in which the link betueen the upper and Lower mulefplexers is replaced by an ang gate as shown dotted in figura 6. During the test phase, the register operates in exactly the same way as an ordinary acan part register, but in the operational mode (ame $\quad B=1$ ), the output signal can be controlled either to follow the input signal or to output a permanent FALSE value; this is achteved by preloading the ragister from the external tester with 1 or 0 level repectivety.

figure 5. Modified Scan Register for Tolerating Control Ciptutt faults.

The camponanta within the gean path registara thenselves ean be thoroughty tested by the atarnal tester by simple test pattarns. This ensures that they
 controlled to do so.

## Signature Comparator Test

A potential problem vith processors which have on-board self-test is that oven If the self-test result shows the processor to be functionat, there fistll the possibility that the signature comparator is ar faule. Thys problem can be overcome by tefting the comparator fron an external source using the acan paths reglsters descibed above. We assume that the signarura of the self-test is formed in a register of game kind and can be clocked sarially finto the comparitor. To test the comparator, ve need to remporartity break the serfab connection so allou test patterns to be injected into the comparator. The test gateern required wfll degend ucon the seructuri of the comparator, kut in
 indecifion is only delfuered by the comparator when the correct ifenaziar is apoited. The results of the tesi can be mitored viathescan paths. The comparator test could be carried out at the sane time as the test on the central cirtuizry, anc as with the control circuit sest, it cemparitor in found to be faulty, the outputa of the cell containing the comparator are forced to zero before cenflguration takes place.


Figure 6. Fault Tolerant Scan Paths.

So far we have shown how qo fully test the san paths, the control circufts and the comparator. Mowever, the ancunt of circuitry required in the stan paths is not insigniftcans and thetr yield way therefore be less than desired. This can be improved by noting that the scan paths can be duplicated to introduce faule tolerance into the paths. Instead of placing aingle scan path between each column of cells in the array, two scan paths are used, as shoun in flgure 6. After the two scan paths have been externally eested, one of the tuo scan paths can be selected for use by appropriately contralifing a colum of mulefolexers associated with each patr of scan paths.

## EFFECT ON ARRAY YIELD

In order to assess the benefita of introducing the propased testing itrasegy Into the array we ned to conalder fte effect on the overall yleld of the array. This fi not an easy task because of the difficulty of aaking realiatis estipates of yielde of individual components. However in order to alaga reionable compaison withe ade the follouing assumptonas

| Processor complexity | 10,000 gatet |
| :---: | :---: |
| Processar Yield |  |
| Target Array size | 10 by 10 |
| Redundancy Overhead | 100\% |
| Conerol Circuit Complextty | 30 gates/cell |
| Comparator Complexity | S0 gates/cell |
| Scan Path Complextiy | 840 gatesicolum |

The grebabllisy that aingle gate works ia estimated as follous. He asiume tha: each processor has an independent prebatility of working of 0.65, and se the frotabilisy that stngle gate works is therefore $Y_{G}=0.85^{1 / 10,000}$. This figure can now be usec when estimating the yitids of contrat circuits, ite.

In a 10 by 10 target array aperating uith $100 \%$ redundant elements, there are 200 celis. In the absence of any tachntque to tolerate faults in the censral circuit or comparator, the yiela of the control/emparazor affiy mould ba $y_{f} 200.80-0.5$. This means that however good the contiguration algortehe might be at generating functional arrays, the array yield cannot be higher than 50\%.

The inclusion of the scan paths in the array aters this situation, stace now the controlfomparator efrcutes do not alt have so work. The yield of the coneral efrcuita is now reflected in the processor yield whtch is elfghty reduced from 0.65 to about 0.648 . Housver, all the sean paths must work 11 the array is so have any chance of configuring correcsly. The total sean path circuitry in an array with 200 cella is about 8400 gates. The probability that the whole array of acan paths is functional is therefore 0.7, which is better than the figure of 0.5 for the control efrcuftry alone but not really acceptable. A afgnificant improvement in scan path yfeld can be achieved however by placing tuc scan paths fintead of one in between each columin of cells. The probability that aingle column of san path ragisters works is about 0.985 and that of one column scan path out of tuo bating functionat is 0.595 . The tigure for ach column of multiplexere required to select the functional scan path is about 0.993. When all the celumnsare considered, the probability of the array of scan paths working becoaes 0.92 , which is a great ieprovement on the tigure of 0.5 for the contral circuitry alone.

CONCLUSION:

He have described hierarchical apprash to testing a wier acale, twa-dinensional array which ts to be conflgured using the WINNER algortihm. The technique also includes the ability to tolerate faults in avery simple anner at a number of levels within the circult including the procestors, the
self-test tignature comperator, the control circuttry, and acan pash regitiert. We have thoun thot the use of the coabination of fault tolerant technigues achieves auch laproved protability of an array being functionab. In addition, the uter can be meh more conflaent that hit dyten dia fulby functional than he could before, because he can now verify by finple testi that ach action of the conflquration and tast logic fefunctional.

## mererences

Chevalier $G$ and Sautier G. 'A Programmable Suftch far Fault Tolerant wsi of Processor Arraya' Proc USI Morkghap, Southampton, UX, July 1985.
Evang $\mathrm{B}_{\mathrm{B}}$, meganny $J V$ and Hood $k$, 'Uafer Scale Integration based on Seli-ormanisation', tbid.
Moore $W$ R and Mahat R, Fault Talarant Commufcations for usi of a Proceasor Array' Microelectronics and Aeliability, 25, 2, pp291-246.
 duly 1985.

## THE BRITISH LIBRARY DOCUMENT SUPPLY CENTRE

## TITLE

Self-organising Techniques for Tolerating Faults in 2-Dimensional Processor Arrays

AUTHOR

Richard Anthony Evant

## INSTITUTION and DATE <br> Univeraity of Warwick <br> 1988

Attention is drawn to the fact that the copyright of this thesis rests with its author.

This copy of the thesis has been supplied on condition that anyone who consults it is understood to recognise that its copyright rests with its author and that no information derived from it may be published without the author's prior written consent.



[^0]:    ${ }^{1}$ This anames that the colamn interconaection circuitry is not fault tolerant.

