Skip to content Skip to navigation
University of Warwick
  • Study
  • |
  • Research
  • |
  • Business
  • |
  • Alumni
  • |
  • News
  • |
  • About

University of Warwick
Publications service & WRAP

Highlight your research

  • WRAP
    • Home
    • Search WRAP
    • Browse by Warwick Author
    • Browse WRAP by Year
    • Browse WRAP by Subject
    • Browse WRAP by Department
    • Browse WRAP by Funder
    • Browse Theses by Department
  • Publications Service
    • Home
    • Search Publications Service
    • Browse by Warwick Author
    • Browse Publications service by Year
    • Browse Publications service by Subject
    • Browse Publications service by Department
    • Browse Publications service by Funder
  • Help & Advice
University of Warwick

The Library

  • Login
  • Admin

Performance of SiC cascode JFETs under single and repetitive avalanche pulses

Tools
- Tools
+ Tools

Agbo, S. N., Ortiz-Gonzalez, Jose Angel and Alatise, Olayiwola M. (2020) Performance of SiC cascode JFETs under single and repetitive avalanche pulses. Microelectronics Reliability, 110 . 113644. doi:10.1016/j.microrel.2020.113644 ISSN 0026-2714.

[img]
Preview
PDF
WRAP-performance-SiC-cascode-JFETs-under-single-repetitive-avalanche-pulses-Ortiz-Gonzalez-2020.pdf - Accepted Version - Requires a PDF viewer.

Download (3265Kb) | Preview
Official URL: http://dx.doi.org/10.1016/j.microrel.2020.113644

Request Changes to record.

Abstract

In this paper, we investigate the single and repetitive avalanche performance and characteristics of different SiC device technologies including SiC cascode JFETs and SiC Trench MOSFETs. SiC Cascode JFETs exhibit a different failure mode from SiC MOSFETs due to the interaction between the low-voltage (LV) silicon MOSFET and the high-voltage (HV) SiC JFET through the resistance connecting the MOSFET source to the JFET gate. MOSFETs fail in avalanche typically due to parasitic BJT latch-up and/or thermal hot-spotting leading to a source-to-drain short. However, cascode JFETs can fail with the low voltage MOSFET still functional and a low resistance measured between the cascode terminals. The failure point of SiC Cascode JFETs in avalanche is therefore not clearly identifiable and the failure criteria will have to be reassessed. Measurements and simulations show that the connection between the JFET gate and the MOSFET source influences the avalanche duration and avalanche power. Finite element simulations show that increased leakage through the gate resistance of the SiC JFET at higher temperatures causes delayed transients in the VDS turn-OFF. Hence, the result is low-voltage avalanche turn-OFF where only the LV silicon MOSFET goes into avalanche and the JFET goes into linear mode. SiC Cascode JFETs show reduced performance under repetitive avalanche due to degradation of the JFET gate resistance and increased linear mode conduction of the SiC JFET. Failure analysis proves that the low voltage silicon MOSFET is unaffected while the avalanche current flows through the SiC JFET gate which appears to be shorted.

Item Type: Journal Article
Subjects: T Technology > TA Engineering (General). Civil engineering (General)
T Technology > TK Electrical engineering. Electronics Nuclear engineering
T Technology > TP Chemical technology
Divisions: Faculty of Science, Engineering and Medicine > Engineering > Engineering
Library of Congress Subject Headings (LCSH): Avalanches -- Control, Silicon carbide, Junction transistors, Metal oxide semiconductor field-effect transistors
Journal or Publication Title: Microelectronics Reliability
Publisher: Pergamon-Elsevier Science Ltd.
ISSN: 0026-2714
Official Date: July 2020
Dates:
DateEvent
July 2020Published
27 May 2020Available
2 April 2020Accepted
Volume: 110
Article Number: 113644
DOI: 10.1016/j.microrel.2020.113644
Status: Peer Reviewed
Publication Status: Published
Access rights to Published version: Restricted or Subscription Access
Date of first compliant deposit: 10 June 2020
Date of first compliant Open Access: 27 May 2021
RIOXX Funder/Project Grant:
Project/Grant IDRIOXX Funder NameFunder ID
EP/R004366/1[EPSRC] Engineering and Physical Sciences Research Councilhttp://dx.doi.org/10.13039/501100000266

Request changes or add full text files to a record

Repository staff actions (login required)

View Item View Item

Downloads

Downloads per month over past year

View more statistics

twitter

Email us: wrap@warwick.ac.uk
Contact Details
About Us