

# FPGA-based systolic deconvolution architecture for upsampling

Alex Noel Joseph Raj<sup>1</sup>, Lianhong Cai<sup>1</sup>, Wei Li<sup>1</sup>, Zhemin Zhuang<sup>1</sup> and Tardi Tjahjadi<sup>2</sup>

# **ABSTRACT**

A deconvolution accelerator is proposed to upsample  $n \times n$  input to  $2n \times 2n$  output by convolving with a  $k \times k$  kernel. Its architecture avoids the need for insertion and padding of zeros and thus eliminates the redundant computations to achieve high resource efficiency with reduced number of multipliers and adders. The architecture is systolic and governed by a reference clock, enabling the sequential placement of the module to represent a pipelined decoder framework. The proposed accelerator is implemented on a Xilinx XC7Z020 platform, and achieves a performance of 3.641 giga operations per second (GOPS) with resource efficiency of 0.135 GOPS/DSP for upsampling  $32 \times 32$  input to  $256 \times 256$  output using a  $3 \times 3$  kernel at 200 MHz. Furthermore, its high peak signal to noise ratio of almost 80 dB illustrates that the upsampled outputs of the bit truncated accelerator are comparable to IEEE double precision results.

**Subjects** Artificial Intelligence, Distributed and Parallel Computing **Keywords** Upsample, Transposed convolution, FPGA, Deep learning

# INTRODUCTION

For the past decade, Deep Neural Networks (DNN) have been effectively employed in various applications of computer vision (Dongseok et al., 2019; Chen et al., 2014), speech recognition (Han et al., 2017) and image segmentation (Ronneberger, Fischer & Brox, 2015). Most of these applications concentrate on classification and segmentation problems. Convolutional layers form the primary modules of these DNN, where stacks of kernels are convolved with the input images to generate feature maps, that are subsequently passed through pooling and rectification layers to identify the dominant features (Ma et al., 2016). The process of convolution, rectification and pooling operations are repeated in a sequence till denser features are acquired from a larger receptive field. Finally, the feature maps are flattened and presented to a fully connected layer which provides a classification score (Zhang et al., 2015). Over the years researchers have attempted to implement a few notable DNNs on hardware, such as the AlexNet, VGG-16 (Lu et al., 2020) with lesser resources but higher throughput (Liu et al., 2018; Di et al., 2020; Lu et al., 2020). In general, these methods suffer from a common problem related to the usage of the pooling layer which gathers information from larger receptive field but loses the significant spatial coordinates from where the information has been obtained. To overcome

Submitted 29 December 2021 Accepted 14 April 2022 Published 11 May 2022

Corresponding author Zhemin Zhuang, zmzhuang@stu.edu.cn

Academic editor Jude Hemanth

Additional Information and Declarations can be found on page 24

DOI 10.7717/peerj-cs.973

© Copyright 2022 Joseph Raj et al.

Distributed under Creative Commons CC-BY 4.0

OPEN ACCESS

<sup>&</sup>lt;sup>1</sup> Department of Electronic Engineering, Shantou University, Shantou City, Guangdong Province, China

<sup>&</sup>lt;sup>2</sup> School of Engineering, University of Warwick, Coventry, United Kingdom

this problem, DNN architectures incorporating encoder and decoder modules have been proposed, and amongst them U-Net proposed by *Ronneberger*, *Fischer & Brox (2015)* is the most popular model that is mainly used for segmentation applications. In the U-Net architecture, the feature maps that are downsampled in the encoder framework are later upsampled in the decoder stages. Furthermore, the decoder module of the U-Net and its variants include skip connections along with transpose convolution, also referred to as upsampler or deconvolution modules, to generate segmentation results of resolution equivalent to the input resolution (*Ronneberger*, *Fischer & Brox, 2015*).

Although many hardware implementations have been produced for encoder module (which is similar to VGG-16 architecture (Lu et al., 2020)), there are very few implementations of the decoder module, which involves the bottle-neck associated with the transpose convolution operation. One of the earliest deconvolution implementations on hardware was proposed by Zhang et al. (2017), where reverse looping and stride hole skipping mechanisms respectively ensure efficient deconvolution through the selection of input blocks based on output space and the removal of fractional addresses within the looping procedures. The deconvolution accelerator used C-based Vivado HLS libraries where loop unrolling and pipelining techniques were introduced to exhibit parallelism on a Zynq-7000 series FPGA. Dongseok et al. (2019) presented a lightweight CNN segmentation processor that includes: (i) dilation convolutions (insertion of virtual zeros within the kernel elements) for normal convolutions; (ii) transpose convolutions (insertion of virtual zeros within the feature maps) for enlargement of the feature maps; and (iii) the use of region of interest (ROI) based selection algorithm to enhance the throughput of the segmentation model. Dongseok et al. (2019) reported that their model when tested on a segementation application reduced the operational cost by 86.6% and increased the throughput (GOPS) by 6.7 times. Lu et al. (2020) introduced the Fast Winograd algorithm (FWA) to reduce the arithmetic complexity involved in the convolution operations and thereby improve the performance of CNN implementations on FPGA. The FWA exploits the structural similarity of the input feature maps and transforms the convolution operations into Element-Wise Multiplication Manipulation (EWMM), which reduces the number of multiplications and increases the required number of additions. Di et al. (2020) extended the use of FWA for transposed convolution implementations on FPGA, where the feature maps presented to the TransConv module were extended (by padding and introducing zeros in between the elements) and decomposed into four smaller subblocks. By applying FWA in parallel to these subblocks, the convolution output was obtained through element-wise multiplication of the input elements with the corresponding kernel coefficients. A performance improvement of 8.6 times was reported. However, the method was inefficient since FWA is suitable only for small kernels (*Shi et al.*, 2019).

A reconfigurable generative network acceleration (GNA) with flexible bits widths for both inputs and kernels weights was proposed by *Yazdanbakhsh et al.* (2018). Inter and intra processing element (PE) processing and cross layer scheduling mechanisms are engaged to support the computations in the convolution, deconvolution and residual blocks. The inclusion of the dual convolution mapping method (where convolutions are associated with the outputs and deconvolutions are mapped to the inputs) efficiently balances the

PE workload in convolution and deconvolution modules. It also improves the utilization performance of the PEs by 61% when compared to traditional methods. The GNA reported a 409.6 giga operations per second (GOPS) at 200 MHz with 142 mW power consumption. A convolution and deconvolution architecture capable of generating segmentations outputs close to real time was presented by Liu et al. (2018). The deconvolution module does not require addition of zeros between the input elements and produces upsampled outputs through a series of operations viz: (i) multiplication of single input pixel with the kernels; (ii) addition of overlapped outputs; and (iii) removal of outputs along the borders. An automatic hardware mapping framework based MATLAB and C scripts was employed to select the best design parameters which were then used to generate the synthesizable HDL code for implementation on the Xilinx Zyng board. A U-Net architecture was implemented and its performance was compared with GPU and CPU implementations. It achieved the best power and energy performance with speed being second only to the GPU implementation. Chang & Kang (2018) presented a massively parallelized deconvolution accelerator, referred as the TDC method, obtained by transforming the deconvolution operator into the four sparse convolutions. To avoid the overlapping summation problem, the height and width of the input images have to be determined to generate output blocks that do not overlap. Also the method has a load imbalance problem caused by the weights of the decomposed sparse convolution filters. Later in Chang, Kang & Kang (2020), the same authors optimized the TDC by rearranging filters which enabled DCNN accelerator to achieve better throughput. When implemented using C-based VIVADO HLS tool, the optimised TDC achieved 108 times greater throughput than the traditional DCNN.

We propose an FPGA-based scalable systolic deconvolution architecture (for different  $n \times n$  input and  $k \times k$  kernels) with reduced number of multipliers and adders, requiring no additional padding or insertion of zeros in between the inputs. Our contributions are as follows:

- 1. We present a Register Transfer level (RTL) based deconvolution architecture capable of upsampling  $n \times n$  input to  $2n \times 2n$  output when convolved with a  $k \times k$  kernel. The proposed module can be used as a standalone or readily connected to a pipeline to represent the decoder framework of the U-Net or the deconvolution CNN. We present upsampled outputs for intervals  $32 \times 32$  to  $64 \times 64$ ;  $64 \times 64$  to  $128 \times 128$  and  $128 \times 128$  to  $256 \times 256$  and compare the bit width truncated FPGA results with those of double precision MATLAB outputs.
- 2. The proposed architecture is systolic and governed by a single reference clock. After an initial latency, an upsampled element is obtained at every clock pulse which is then streamed to the next stage of the pipeline for further processing. A pipelined version capable of generating  $256 \times 256$  output from  $32 \times 32$  input using  $3 \times 3$  kernel requires only  $826.55~\mu s$  when operating at the frequency of 200 MHz.
- 3. The proposed architecture is coded using Verilog HDL and hence is void of any additional overheads associated in mapping CPU based algorithm directly to FPGAs. Also, the deconvolution architecture includes simple hardware structures such as the shift registers blocks, counters, comparators and FIFOs and thus can be extended to provide upsampled outputs by convolving with different kernel sizes. We also present

the relevant equations to upsample  $n \times n$  to  $2n \times 2n$  using  $5 \times 5$  and  $7 \times 7$  kernels. Further in 'Hardware Implementation of the Upsampling Pipeline' we present the hardware implementation of upsampling an random  $32 \times 32$  matrix to  $256 \times 256$  using  $3 \times 3$  filters.

This paper is organized as follows. 'Upsampling Techniques' introduces the upsampling techniques used in deep networks. 'Deconvolution Hardware Architecture' presents the implementation of  $4\times 4$  to  $8\times 8$  deconvolution architecture. 'Design of Experiments' presents the experiments related to bit width requirements. 'Analysis of the Deconvolution Accelerator' discusses the required computation time, computation complexity and comparison results with other deconvolution architectures. 'Hardware Implementation of the Upsampling Pipeline' illustrates the implementation of the upsampling pipeline and finally 'Conclusion' summarizes our contributions.

### **UPSAMPLING TECHNIQUES**

The following are the upsampling methods used in deep networks: (i) Interpolation techniques (Lee & Yoon, 2010); (ii) Max unpooling (Shelhamer, Long & Darrell, 2016); and (iii) Transpose Convolution (Chang, Kang & Kang, 2020). Interpolation techniques could be either K-Nearest Neighbours, Bilinear or Bicubic interpolation and Bed of Nails. The first two interpolation methods introduce new samples either through direct copying or by a distance based weighted averaging of the neighbouring inputs. With Bed of Nails, upsampling is performed by inserting zeros in the positions other than the copied input elements. Max unpooling operator introduced in the decoder pipeline acts opposite to the max pooling operation of encoder framework. During the forward pass, at each max pooling operation, the positional indices of the maximum values are stored and later, during decoding, upsampling is performed by mapping the inputs at each stage to the corresponding coordinates, with the rest being filled with zeros. This technique is employed in SegNet (Badrinarayanan, Kendall & Cipolla, 2017), where coordinates of the maximum values of the feature maps obtained during the forward pass are used for the unpooling process during the decoding stages. The above techniques, though simple and efficient have a fixed relationship between input and output, and therefore are independent of the associated data. Hence they find less usage in deep networks where generalization through learning from inputs is a fundamental requirement.

In recent years, many deep learning architectures employ transposed convolution for deconvolution. Transpose convolution can be regarded as the process of obtaining the input dimensions of the initial feature map with no guarantee of recovery of the actual inputs since it is not an inverse to the convolution operation (*Liu et al.*, 2018). Upsampling using transpose convolution can be achieved by: (i) sparse convolution matrix (SCM) (*Liu et al.*, 2015); and (ii) fractionally strided convolutions (FSC) (*Zhang et al.*, 2017; *Liu et al.*, 2018; *Yazdanbakhsh et al.*, 2018; *Chang & Kang*, 2018; *Di et al.*, 2020). In SCM based upsampling, the 2D convolution process can be regarded as the multiplication of a SCM with an input image *I*. The convolution operation for an 8 × 8 input image with a 5 × 5

kernel, to give a  $4 \times 4$  valid convolution output O are given by

$$SCM = \begin{bmatrix} k_{(0,0)} & k_{(0,1)} & \dots & 0 & 0 \\ 0 & k_{(0,0)} & \dots & 0 & 0 \\ 0 & 0 & \dots & 0 & 0 \\ \vdots & \vdots & \ddots & \vdots & \vdots \\ 0 & 0 & \dots & k_{(4,4)} & 0 \\ 0 & 0 & \dots & k_{(4,3)} & k_{(4,4)} \end{bmatrix}, \mathbf{I} = \begin{bmatrix} d_1 \\ d_2 \\ d_3 \\ d_4 \\ \vdots \\ d_{64} \end{bmatrix}, \mathbf{O} = \begin{bmatrix} r_1 \\ r_2 \\ r_3 \\ \vdots \\ r_{16} \end{bmatrix}$$
(1)

$$SCM_{16\times 64} \times I_{64\times 1} = O_{16\times 1}. \tag{2}$$

SCM represents the spatial position of the kernels when slided across the image, where  $k_{(0,0)}, k_{(0,1)}, k_{(0,2)} \dots k_{(4,4)}$  denote the kernel values at corresponding positions.  $I_{64\times 1}$  is the flattened input to enable matrix multiplication and  $O_{16\times 1}$  denote the flattened output after matrix multiplication which is finally reshaped to  $O_{4\times 4}$ . The number of rows and columns of SCM depend on the number of input and output elements, respectively. Using the above relations, the backward pass which recovers the input resolution  $(4\times 4 \text{ to } 8\times 8)$  is trivial by transposing SCM, *i.e.*,  $SCM_{64\times 16}^T\times O_{16\times 1} = I_{64\times 1}$ . SCM or  $SCM_{7}^T$ , which contains the positional coordinates of the kernel, defines the forward or transpose convolution.

The traditional convolution process can also be employed to upsample an  $n \times n$  input to  $2n \times 2n$  output by convolving with a  $k \times k$  kernel ( $K_{k \times k}$ ). As the kernel is strided across the input, the convolution operator has to provide contributions associated only with elements present within the  $k \times k$  window. Thus, to maintain the connectivity pattern and obtain interpolated outputs, it is convenient to introduce zeros in between the input elements before convolution. This procedure introduces fractional level convolution commonly referred as FSC.

To upsample an input image  $I_{n\times n}$ , an intermediate extended image  $E_{l\times l}$  is created by: (i) insertion of (s-1) zeros in between the input elements; (ii) padding zeros (p) around the boundaries; and (iii) padding zeros (a) along the bottom and right edges of the input  $I_{n\times n}$ . Table 1 summaries the description of all the parameters and Fig. 1 illustrates  $E_{l\times l}$ , where a=(n+2p-k) mod s and  $p=\frac{k-1}{2}$ . Next,  $E_{l\times l}$  is convolved with the corresponding kernel  $K_{k\times k}$  to obtain the upsampled output  $O_{m\times m}$ , *i.e.*,

$$O_{m \times m} = E_{l \times l} \bigoplus K_{k \times k}, \tag{3}$$

where  $\bigoplus$  denotes the valid convolution operation,  $l = (2 \times n - 1) + a + 2p$  and  $m = 2n = s \times (n - 1) + a + k - 2p$ . To upsample  $I_{2\times 2}$  using  $K_{3\times 3}$ , p = 1, a = 1, l = 6 and m = 2n = 4, *i.e.*,  $O_{4\times 4}$ . Thus, FSC can be readily employed to upsample an  $n \times n$  input to a  $2n \times 2n$  output. Both SCM and FSC when used for upsampling require introduction of zeros (either in *SCM* or in *E*) and Table 2 illustrates the number of zeros added for different upsampling intervals.

Thus, when implemented on hardware the redundant operations (due to the zeros) consume large resources which generally lowers the performance of the hardware.

Table 1	Summary	of the parame	eters in decon	volution.
---------	---------	---------------	----------------	-----------

Parameter	Description
n	Resolution of the input image
1	Resolution of the extended image
m	Resolution of the output image, $m = 2n$
s	Forward computation stride $s = 2$ (Dumoulin & Visin, 2016)
k	Size of the kernel
p	The number of zero padding
a	The number of zeros added to the bottom
	and right edges of the input




Figure 1 The image  $E_{l \times l}$  is obtained by inserting 0's (white grids) in between the elements of the input image  $I_{n \times n}$ . Cyan and red grids denote the padding zero parameters a and p, respectively. The arrows denote the input and kernel values at corresponding positions.

Full-size DOI: 10.7717/peerjcs.973/fig-1

Table 2 The number of zeros added for different upsampling intervals.	Table 2	The number of	zeros added	for different	upsampling intervals.
---	---------	---------------	-------------	---------------	-----------------------

Upsampling interval	$\begin{array}{c} 2 \times 2 \\ \rightarrow 4 \times 4 \end{array}$	$\begin{array}{c} 4 \times 4 \\ \rightarrow 8 \times 8 \end{array}$	$8 \times 8$ $\rightarrow 16 \times 16$	$16 \times 16$ $\rightarrow 32 \times 32$	$32 \times 32$ $\rightarrow 64 \times 64$
$Z_{\text{SCM}} \{ n^2 \times (m^2 - k^2) \}$	28	880	15808	259840	4185088
$Z_{FSC} \{ l^2 - n^2) \}$	32	84	260	900	3332

#### Notes.

 $Z_{SCM}$  and  $Z_{FSC}$  represents the amount of added zero required.

However, when compared across different upsampling intervals the SCM requires exponential padding of zeros along the rows and columns, and thus, like many hardware implementations (*Liu et al.*, 2018; *Di et al.*, 2020; *Chang, Kang & Kang*, 2020) we use FSC

technique to upsample the inputs. Though the proposed method like *Liu et al.* (2018); *Chang, Kang & Kang* (2020) employs four convolution patterns for upsampling, but efficiently decomposes the filters kernels into four simple, efficient and independent equations that avoid the need for redundant zeros required for FSC based upsampling.

# **DECONVOLUTION HARDWARE ARCHITECTURE**

To upsample an  $n \times n$  input to  $2n \times 2n$  output using FSC requires the dilation of the input as explained in the previous section. However, in practice for hardware implementations, inserting and padding zeros are not viable. Thus the proposed architecture consists of the following modules:

- 1. A shift register (SR) module used for temporary buffering of the streamed inputs. The input passes through a series of flipflops (FFs),  $FF_1$  to  $FF_n$ , in a systolic manner governed by a common reference clock.
- 2. PEs are used to compute interpolated outputs by multiplying the inputs from the shift registers with the stored kernel coefficients.
- 3. A Data Control module (DCM) which consists of 2 control switches (CSW1 and CSW2) and 4 FIFOs arranged in parallel. CSW1 facilitates the temporary storage of PE outputs and CSW2 enables the systolic streaming of the upsampled results.

The length of the FIFOs and SR module depends on the kernel size and the upsampling intervals, *i.e.*,  $4 \times 4$  to  $8 \times 8$  or  $8 \times 8$  to  $16 \times 16$ , etc., and Table 3 illustrates the size requirements for different kernel and upsampling intervals.

As the input data progresses at a prescribed data rate into the SR module of the deconvolution accelerator, the PEs multiply the input data with the corresponding kernel coefficient. The control switches of the DCM then enable efficient storage, retrieval and streaming of the upsampled data.

#### Overview of $4 \times 4$ to $8 \times 8$ deconvolution architecture

To upsample a  $4 \times 4$  input to a  $8 \times 8$  output using FSC, a temporary extended image E of size  $10 \times 10$  is created by inserting zeros between the input elements (shown as white grids in Fig. 1), padding around the boundaries (shown as red grids) and along the right and bottom edges (shown as cyan grids). As the  $3 \times 3$  kernel slides across E, the output is computed from four computational patterns expressed in colours: pink, blue, yellow and green. For example, when the kernel is placed at the top left corner of E, the output  $O_1$  shown as the pink grids, the output image  $O_{8\times 8}$  is computed by multiplying the input  $d_1$  with central element  $k_5$  of the kernel, *i.e.*,

$$O_1 = \mathsf{K}_5 \times d_1. \tag{4}$$

Likewise, progressing with a stride of 1 along the row followed by the column, the interpolated elements corresponding to the  $8 \times 8$  output is obtained from the  $4 \times 4$  input. For example, when the kernel is strided along the row and column, the blue and yellow grids of  $O_{8\times8}$  give the interpolated output  $O_2$  and  $O_3$ , *i.e.*,

$$O_2 = K_4 \times d_1 + K_6 \times d_2 \tag{5}$$

Table 3 The	require	ments	for diff	erent k	ernel s	izes and	d upsar	npling	interva	ls.								
Upsampling Interval	4 >	$< 4 \rightarrow 8$	x 8	8 x	8 → 16	x 16	16 x	16 <b>→</b> 3	2 × 32	32 x	$32 \rightarrow 6$	4 × 64	64 x 6	$54 \rightarrow 12$	28 × 128	128 x 1	128 → 2:	56 x 256
Kernel size (k)	$3 \times 3$	5 × 5	7×7	3 × 3	5 × 5	7 × 7	3 × 3	5 × 5	7×7	3 × 3	5 × 5	7×7	3×3	5 × 5	7×7	3×3	5 × 5	7×7
No. of FIFOs and PEs	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4
Length of FIFO	16	16	16	64	64	64	256	256	256	1024	1024	1024	4096	4096	4096	16384	16384	16384
Size of the Flipflops	5	10	15	9	18	27	17	34	51	33	66	99	65	130	195	129	258	387
Zero padding	1	2	3	1	2	3	1	2	3	1	2	3	1	2	3	1	2	3

$$O_3 = K_2 \times d_1 + K_8 \times d_5. \tag{6}$$

Similarly the green grid denoted by  $O_4$  computes the output

$$O_4 = K_1 \times d_1 + K_3 \times d_2 + K_7 \times d_5 + K_9 \times d_6.$$
 (7)

Figures 2A–2D illustrate the four computation patterns, where  $k_1, k_2, k_3, ..., k_9$  respectively correspond to the  $3 \times 3$  kernel coefficients 1, 2, 3, ..., 9, and  $d_1, d_2, d_3, ..., d_{16}$  respectively denote the  $4 \times 4$  input 1, 2, 3, ..., 16. Thus, by extending the  $4 \times 4$  input and employing Eqs. (4) to (7) we can compute the required  $8 \times 8$  upsampled outputs.<sup>1</sup>

The deconvolution architecture to upsample a  $4 \times 4$  input to a  $8 \times 8$  output by convolving with a  $3 \times 3$  kernel is shown in Fig. 1 and according to Table 3, the architecture requires: (i) SR module of length 5 to allow buffering and enable computations to be performed in parallel; (ii) 4 PEs to compute Eqs. (4) to (7); (iii) 4 FIFOs each of length 16 are used to store the upsampled outputs; and (iv) a DCM comprising of multiplexers and 4 counters (count1, count2, count3, count4) for indexing the row and columns of the input and output, respectively.

The length of the SR module is based on the kernel size and the input resolution. In general the length of the SR module (Num<sub>SR</sub>) is given by Num<sub>SR</sub> =  $\frac{k-1}{2} \times n + \frac{k-1}{2}$ . For  $I_{4\times4}$  and  $K_{3\times3}$ , the length of SR module is 5. Furthermore, the length each of the FIFO is fixed as  $n \times n$ . Since the input is  $4 \times 4$ , the FIFOs have a length of 16.

The PEs are hardware wired for a particular upsampling interval and kernel size, and execute in parallel to compute one of Eqs. (4) to (7). For example, PE<sub>1</sub> receives input from  $SR_1$  and PE<sub>2</sub> receives inputs from both  $SR_1$  and D<sub>0</sub>. The input and output connections of each PEs and their associated kernel coefficients are shown Fig. 3, where  $SR_1$ ,  $SR_2$ ,  $SR_4$  and  $SR_5$  are respectively the outputs of the flip flops  $FF_1$ ,  $FF_2$ ,  $FF_4$  and  $FF_5$  of the SR module.

To explain the operation of module we use the same inputs and kernel coefficients as shown in Fig. 1, and the timing diagram of the generation of the outputs for the first 24 clock cycles is shown in Fig. 4. Once signal De is enabled, the deconvolution accelerator

<sup>&</sup>lt;sup>1</sup>The MATLAB code is provided where we compare the upsampled outputs obtained from Eqs. (4) to (7) with the MATLAB built-in command. Figshare DataPort DOI: 10.6084/m9.figshare.19387118.




Figure 2 (A–D) The four colours correspond to different computation patterns that correspond to the colours within  $O_{8\times8}$  in Fig. 1. The white grids denote 0's.

Full-size DOI: 10.7717/peerjcs.973/fig-2




Figure 3 The hardware implementation: (A) PE<sub>1</sub>, (B) PE<sub>2</sub>, (C) PE<sub>3</sub> and (D) PE<sub>4</sub> corresponding to Eqs. (6), (7), (8) and (9), respectively.

Full-size DOI: 10.7717/peerjcs.973/fig-3

is active and the input data (signal  $D_0$  in the timing diagram) enters the SR module and propagates forward through  $FF_1$  to  $FF_5$  at the positive edge of the clock.

At time T = t2, both  $PE_1$  and  $PE_2$  simultaneously receive their input from  $D_0$  and  $SR_1$ , respectively, which are then multiplied with their corresponding kernel coefficients of the  $K_{3\times3}$  to present the outputs,  $O_1$  and  $O_2$ , respectively, *i.e.*,

$$PE_1: O_1 = SR_1 \times k_5 \tag{8}$$




Figure 4 Timing diagram illustrating the upsampling process of 4 x 4 to 8 x 8 for T = t0 to T = t24.

Full-size DOI: 10.7717/peerjcs.973/fig-4

$$PE_2: O_2 = D_0 \times k_6 + SR_1 \times k_4. \tag{9}$$

Subsequently as the input data advances, between clocks T=t3 and T=t6 and employing just  $PE_1$  and  $PE_2$ , the upsampled elements of the first row ( $Row_1$ ) of  $O_{8\times8}$  are computed. Due to zero padding at the rightmost boundary of the extended image, the last computation within  $PE_2$  requires just the multiplication of  $SR_1 \times k_4$ . This is achieved by employing a counter (count2) to track the column indices and notify the multiplexer as shown in Fig. 3B. The architecture of  $PE_1$  and  $PE_2$  are shown in Figs. 3A and 3B, respectively.

To compute the upsampled elements of  $Row_2$  and  $Row_3$ , along with  $PE_1$  and  $PE_2$ ,  $PE_3$  and  $PE_4$  operate in parallel. At clock T=t6, all the PEs simultaneously receive their input  $(D_0, SR_1, SR_4 \text{ and } SR_5)$  from the SR module which then gets multiplied with the corresponding kernel coefficients and to simultaneously produce the respective outputs. Figures 3C and 3D illustrate the architecture of  $PE_3$  and  $PE_4$  where

$$PE_3: O_3 = SR_1 \times k_8 + SR_5 \times k_2 \tag{10}$$

$$PE_4: O_4 = D_0 \times k_9 + SR_1 \times k_7 + SR_4 \times k_3 + SR_5 \times k_1, \tag{11}$$




Figure 5 3 x 3 kernel deconvolution accelerator for 4 x 4 to 8 x 8.

Full-size DOI: 10.7717/peerjcs.973/fig-5

Here,  $O_3$  and  $O_4$  represent the outputs of  $PE_3$  and  $PE_4$ , respectively. The availability of the input data at every clock cycle and the parallel execution of PEs enable the deconvolution accelerator to compute all 16 interpolated outputs of  $Row_2$  and  $Row_3$  of  $O_{8\times8}$  within 4 clock cycles, *i.e.*, between T=t7 and T=t10. As the input data proceeds into the deconvolution module the elements of  $Row_4$  to  $Row_7$  are computed in the similar fashion. Finally, to compute  $Row_8$  of  $O_{8\times8}$ , (row index is traced using count1) only  $PE_3$  and  $PE_4$  execute in parallel and using Eqs. (10) and (11) produces upsampled outputs  $O_3$  and  $O_4$ . Again, to compensate for the zero padding at the bottom and right edges, multiplexers and additional controls are provided within  $PE_3$  and  $PE_4$  as shown in Figs. 3C and 3D.

Thus, at each clock instance, the PEs produce simultaneous outputs:  $O_1$ ,  $O_2$  by  $PE_1$  and  $PE_2$  for  $Row_1$ ;  $O_1$ ,  $O_2$   $O_3$ ,  $O_4$  by  $PE_1$ ,  $PE_2$ ,  $PE_3$  and  $PE_4$  for  $Row_2$  to  $Row_7$ ; and  $O_3$ ,  $O_4$  by  $PE_3$  and  $PE_4$  for  $Row_8$  are temporarily stored in 4 separate FIFOs, FIFO<sub>1</sub>, FIFO<sub>2</sub>, FIFO<sub>3</sub> and FIFO<sub>4</sub> as shown in Fig. 5. The FIFOs write and read commands are synchronised with the input clock of the accelerator module and a series of controls generated by the DCM enables effective writing and streaming of the upsampled outputs from the FIFOs.

### DCM of $4 \times 4$ to $8 \times 8$ deconvolution architecture

The DCM is shown in Fig. 6 and consists of two control switches CSW1 and CSW2 that assist in the generation of FIFO write and read commands, enabling temporary storage




Figure 6 DCM module architecture. Fr1, Fr2, Fr3 and Fr4 are the read enable signals for FIFO<sub>1</sub>, FIFO<sub>2</sub>, FIFO<sub>3</sub> and FIFO<sub>4</sub>, respectively. TC and LC are transfer signal and line control signals, respectively.

Full-size DOI: 10.7717/peerjcs.973/fig-6

and retrieval of the data. CSW1 and CSW2 are controlled by counters count1 and count3 which track the row indices of the input and the outputs, respectively. The FIFO write cycle is as follows:

- 1. To store  $Row_1$  of  $O_{8\times8}$ : Initially count1 = 0, CSW1 = 0, PE<sub>1</sub> and PE<sub>2</sub> execute in parallel and their corresponding outputs stored in FIFO<sub>1</sub> and FIFO<sub>2</sub>, respectively. Also, FIFO<sub>3</sub> and FIFO<sub>4</sub> are write disabled.
- 2. To store  $Row_2$  to  $Row_7$  of  $O_{8\times8}$ : (Beginning T=t7) count1 increments from 1 to 3, CSW1=1,  $PE_1$ ,  $PE_2$ ,  $PE_3$  and  $PE_4$  execute in parallel, and all the FIFOs are write enabled.  $PE_3$  and  $PE_4$  are connected to  $FIFO_1$  and  $FIFO_2$  where as  $PE_1$  and  $PE_2$  are linked to  $FIFO_3$  and  $FIFO_4$ . The FIFO inputs are interchanged to enable easier read of the outputs during the read cycle.
- 3. Finally for  $Row_8$  of  $O_{8\times8}$ : count1 = 4, CSW1 = 1, only  $PE_3$  and  $PE_4$  execute in parallel and their outputs are connected to  $FIFO_1$  and  $FIFO_2$ .

The read operation is managed by CSW2 and the Read signal is asserted after a delay of  $\beta$  clocks cycles and after De = 1 where  $\beta = \theta + \mathsf{FIFO}_{\mathsf{delay}}$ .  $\theta$  (refer to 'Computation time of single Deconvolution Accelerator') represents the delay before a valid sample is available at the output of PEs and normally  $\mathsf{FIFO}_{\mathsf{delay}} = 2$  clock cycles. Thus, to upsample  $4 \times 4$  to  $8 \times 8$  using a  $3 \times 3$  kernel we set  $\beta$  to 3 ( $\theta = 2$ , for details refer to 'Computation time of single Deconvolution Accelerator'). Once the Read is asserted, count3 and count4 respectively track the number of rows and columns of  $\mathsf{O}_{8 \times 8}$  and the data is read from the

FIFOs using separate signals (Fr1, Fr2, Fr3 and Fr4) that are controlled by line control (LC) and transfer control signals (TF), respectively, as shown in Fig. 6. With LC = 1 or 0, and based on the rising edge of the TF, the data is read from the corresponding FIFO in an orderly manner, *i.e.*,

$$Fr1 = !TF \&\& LC.$$
 (12)

$$Fr2 = TF \&\& LC. \tag{13}$$

$$Fr3 = !TF \&\& LC.$$
 (14)

$$Fr4 = TF \&\& LC. \tag{15}$$

where ! and && denote the logical NOT and logical AND operations, respectively. The FIFO read cycle is as follows:

- 1. Initially read  $Row_1$  of  $O_{8\times8}$ : count3 = 0, LC = 1 and TF is toggled for every clock cycle. The generated read signals, Fr1 and Fr2, using Eqs. (12) and (13) control the read operations of FIFO<sub>1</sub> and FIFO<sub>2</sub>, respectively.
- 2. To read Row<sub>2</sub> to Row<sub>8</sub> of  $O_{8\times8}$ : Starting at T=t13, count3 increments from 1 to 7, LC increments for each update of count3 and TF is toggled for every clock cycle as shown in Fig. 4. If LC is 0, using Eqs. (14) and (15) the computed results are read from FIFO<sub>3</sub> and FIFO<sub>4</sub>. When LC is 1, FIFO<sub>1</sub> and FIFO<sub>2</sub> are enabled for reading. Note that count3 is controlled by the column counter count4 which increments for every 0 to 2n-1.

The read cycle of the DCM introduces a delay (DCM<sub>delay</sub>) of 3 clock cycles before the outputs are streamed in a systolic manner regulated by a reference clock. The proposed deconvolution architecture can be extended for various upsampling intervals by just extending the number of FFs within the SR module. The number of the PEs remain the same but their inputs differ. The PE equations for different upsampling internals for different kernel size are given in Table A1.

### **DESIGN OF EXPERIMENTS**

The proposed deconvolution accelerator was implemented on the Xilinx XC7Z020 FPGA using the Hardware Descriptive Language, Verilog. The behavioural and structural models were analyzed, simulated and synthesized using Xilinx VIVADO 2017.4.<sup>2</sup> For experiments, we have chosen kernels of size  $3 \times 3$ ,  $5 \times 5$  and  $7 \times 7$ ; image resolutions  $32 \times 32$ ,  $64 \times 64$  and  $128 \times 128$  and clock frequencies 200 MHz.

#### Kernel bit width

At the positive edge of a clock signal, the deconvolution accelerator receives a stream of pixels 8-bit width which propagates through the shift register and PEs. The inputs are

<sup>&</sup>lt;sup>2</sup>Vivado project file for the 4 × 4 to 8 × 8 has been uploaded at Figshare Dataport DOI: 10.6084/m9.figshare.13668644.

multiplied with the corresponding kernel coefficients with the results stored in FIFOs. For hardware implementations, fixed point is the natural choice of data representation due to simplicity and less usage of hardware resources. Thus, the floating point kernel coefficients are converted to fixed point by using a scaling factor of 2<sup>f</sup> and expressing the output as (f + 1)-bit within the FPGA. Here the optimum f is chosen by comparing the metrics such as Root Mean Square Error (RMSE) and the Peak Signal to Noise Ratio (PSNR) for different combinations of  $2^f$  with the corresponding IEEE double-precision output. Table 4 illustrates the results, where the kernel coefficients were selected from the distribution of range between -1 to +1 by invoking Keras tool (*He et al.*, 2015). Initially, when f = 7, 8 and 9, the RMSE is high but with increase in the precision (bit width of the kernel), the PSNR improves and RMSE lowers, suggesting that fixed-point calculations are comparable to those of floating point operations. A scaling factor of 2<sup>11</sup> gives acceptable PSNR of 78.52 dB (Rao et al., 1990) with a low RMSE of 0.0303 and indicates that the fixed-point result is close to the IEEE double-precision. Increasing the bit width above 12 resulted in no significant improvement in PSNR and therefore the bit width of the kernels was set to 12-bit (f = 11 and 1 sign bit). Therefore a kernel value of  $(0.13250548)_{10}$  was first multiplied by 2048 ( $2^{11}$ ) and its result (271.37122304)<sub>10</sub> was rounded to (271)<sub>10</sub>. Its equivalent fixed-point representation in 11-bit along with 1 sign bit (000100001111)<sub>2</sub> was used to represent the filter coefficient.

# PEs output bit width

To illustrate that a deconvolution architecture produces upsampled outputs with considerable accuracy, we compare the upsampled outputs at different upsamping intervals (from  $32 \times 32$  to  $256 \times 256$ ) with those of the corresponding MATLAB outputs. For a realistic comparison, an image with a flat Power Spectral Density (PSD) (e.g., a white noise) was chosen as an input and the metrics, PSNR and RMSE, were used to evaluate the model. Based on the experimental results of the previous section, the input and kernel bit widths were set to 10-bit and 12-bit, respectively. The output the PEs were varied between 8 to 12-bit and the upsampled results of the deconvolution accelerator was compared with the corresponding MATLAB outputs. Table 5 shows the results and it can be inferred that 10-bit output is sufficient since the PSNR averages more than 58 dB across all upsampling intervals. Further increasing the bit widths resulted in no significant increase in the PSNR but resulted in considerable increase in hardware. Therefore, the choice of 10-bit upsampled outputs is reasonable. With the kernel and input width set to 12-bit and 8-bit, the accelerator produces upsampled outputs of 22 maximum bits (computation within the PEs include both multiplication and addition), and therefore the upsampled elements are left shifted 11 times and the 9 most significant bits (MSB) bits in addition to the sign bit are stored in the respective FIFOs. The shift operation compensates the earlier 2<sup>11</sup> multiplication of the kernel coefficients.

# Comparison of upsampled results of different kernel sizes obtained from a trained U-Net models

We compare the outputs of the deconvolution accelerator with the MATLAB versions for various input sizes on kernel coefficients obtained from a trained U-Net model and

Table 4 Comparison of different kernel bit widths with IEEE double-precision output.

f	Data width	PSNR	RMSE	Maximum data length required (bits)	PEs length word required (bits)
7	8	50.64	0.7489	18	16 to 18
8	9	50.13	0.7943	19	17 to 19
9	10	60.84	0.2315	20	18 to 20
10	11	67.64	0.1058	21	19 to 21
11	12	78.52	0.0303	22	20 to 22
12	13	76.15	0.0397	23	21 to 23
13	14	80.70	0.0235	24	22 to 24

Notes.

BitWidths used by the designed accelerator are in bold.

Table 5 Resource utilization and comparison of IEEE double-precision output with different PEs output bit widths. The input and kernel bit widths are set to 10-bit and 12-bit.

layer	PE Output bitwidth	RMSE	PSNR	LUT	FilpFlop	LUTRAM
	8	36.7596	16.8234	408	489	6
$32 \times 32$	9	4.9180	34.2950	459	498	8
$\downarrow$	10	0.2908	58.8579	484	511	8
$64 \times 64$	11	0.2908	58.8579	502	528	9
	12	0.2908	58.8579	534	534	10
	8	38.8182	16.3501	417	517	16
$64 \times 64$	9	5.6721	33.0559	469	532	18
$\downarrow$	10	0.2895	58.8976	503	540	20
$128 \times 128$	11	0.2895	58.8976	540	565	22
	12	0.2895	58.8976	594	580	24
	8	39.3273	16.2369	481	565	32
$128 \times 128$	9	5.8764	32.7486	530	581	36
$\downarrow$	10	0.2877	58.9532	570	596	40
$256 \times 256$	11	0.2877	58.9532	609	614	44
	12	0.2877	58.9532	657	629	48

Notes.

BitWidths used by the designed accelerator are in bold.

natural images obtained from various datasets. First, we upsampled an random image of size  $32 \times 32$  image to resolutions:  $64 \times 64$ ,  $128 \times 128$  and  $256 \times 256$  using a  $3 \times 3$  kernel with a maximum and minimum values of 0.7219356 and -0.64444816. The kernel coefficients obtained from the corresponding decoder frame work of the U-Net are stored in a register as 12-bit fixed point representation (as explained in 'Kernel bit width') and the upsampled results of the previous stage are provided as inputs to the current stage. Figure 7A illustrates the upsampled images at each stage of the pipeline (32 to 256). Tables 6 and 7 respectively show the corresponding performance scores and the resource usage. Furthermore, Table 8 reports resource usage for individual deconvolution units employing  $3 \times 3$  kernels. Next, the *camera man* and the *Natural* images are examined with similar interpolation intervals. To illustrate that the proposed model can be extended for different kernel sizes, we also

**PSNR** 

**RMSE** 

64.9057

0.2905

63.2796

0.3503




Figure 7 Row 1 illustrates the upsampled outputs from MATLAB R2019a, and row 2 presents the results from the FPGA. (A) Upsampled outputs using  $3 \times 3$  kernel, (B) Upsampled outputs using  $5 \times 5$  kernel and (C) Upsampled outputs using  $7 \times 7$  kernel.

Full-size DOI: 10.7717/peerjcs.973/fig-7

60.7390

0.4693

58.0268

0.6413

Kernel		3	x 3			5 x 5			7 × 7	
Input	Input Face image			C	amera man in	nage	Lena image			
Layers	$32 \rightarrow 64$	$64 \rightarrow 128$	$128 \rightarrow 256$	$32 \rightarrow 256$	$32 \rightarrow 64$	$64 \rightarrow 128$	$128 \rightarrow 256$	$32 \rightarrow 64$	$64 \rightarrow 128$	$128 \rightarrow 256$

87.2817

0.0221

Table 6 Comparision of upsampled outputs at three different stages of the pipelined architecture.

65.3418

0.2763

62.6464

0.3768

present upsampled results (Figs. 7B and 7C) obtained from  $5 \times 5$  and  $7 \times 7$  kernel sizes with maximum and minimum coefficient values of 0.78133786, -0.7012087, 0.5295713 and -0.46372077, respectively. The 10-bit deconvolution accelerator output is compared with the corresponding IEEE double-precision outputs using the metrics RMSE and PSNR. The outputs across different upsampling intervals show low RMSE and high PSNR of almost 80 dB which are comparatively better than the 40 dB of maximum PSNR reported by *Chang, Kang & Kang (2020)*. Thus the 10-bit deconvolution accelerator indeed produces upsampled outputs comparable to MATLAB results.

63.3388

0.3479

64.6432

0.2994

# ANALYSIS OF THE DECONVOLUTION ACCELERATOR

# Computation time of single Deconvolution Accelerator

77.2278

0.00703

The total computation time  $(T_{total})$  required in terms of clock cycles for upsampling is given by

$$T_{total} = T_{CT} + \theta, \tag{16}$$

Table 7 Resource usage for upsampling 32 x 32 to 256 x 256 using a 3	$3 \times 3$ kernel.
--	----------------------

Resource	Utilization	Total	Percentage (%)
LUT	2383	53200	4.48
Flipflop	2257	106400	2.12
BRAM	43	140	30.71
DSP	27	220	12.27
IO	10	125	8.00
BUFG	4	32	12.50
LUTRAM	327	17400	1.88

Table 8 Resource usage for different deconvolution model using a 3 x 3 kernel.

Resource\upsample model	32 to 64	64 to 128	128 to 256
LUTs (Total:53200)	484	509	591
Slice Registers (Total:106400)	517	579	606
DSPs (Total:220)	9	9	9
BRAM (Total:140)	2	4	16
Power	0.004W	0.011W	0.011W

where  $T_{CT}$  is the time required to obtain  $2n \times 2n$  samples from a  $n \times n$  input,  $\theta$  denotes the delay before a valid sample is available at the output of the PEs.  $T_{CT}$  is obtained as follows:

- 1. To compute  $Row_1$  of the  $2n \times 2n$ ,  $PE_1$  and  $PE_2$  execute in parallel n times.
- 2. To compute  $Row_{2n}$  of the  $2n \times 2n$ ,  $PE_3$  and  $PE_4$  execute in parallel *n* times.
- 3. To computes rows  $\mathsf{Row}_2$  to  $\mathsf{Row}_{2n-1}$  of the  $2n \times 2n$ ,  $\mathsf{PE}_1$ ,  $\mathsf{PE}_2$ ,  $\mathsf{PE}_3$  and  $\mathsf{PE}_4$  operate in parallel as batches represented by N with each batch executing n times. Therefore

$$T_{CT} = 2 \times n + N \times n,\tag{17}$$

where n denotes the input size and N is given by

$$N = \left\lceil \frac{(Row_{2n} - Row_1) - 1}{2} \right\rceil. \tag{18}$$

The denominator indicates that 2 rows of the  $2n \times 2n$  output are computed when the all the PEs execute in parallel. The initial delay  $\theta$  depends on k and is given by

$$\theta = \lceil \frac{k+1}{4} \rceil + 1. \tag{19}$$

Γ denotes the ceiling operation. Figure 8 illustrates  $T_{total}$  and  $T_{able}$  9 tabulates  $\theta$ ,  $T_{CT}$  and  $T_{total}$  for different upsampling intervals and kernels. Thus, using the 3 × 3 kernel to upsample 4 × 4 to 8 × 8, (substitute k = 3 in Eq. (19)), the first effective result at the output of the PEs (PE<sub>1</sub> and PE<sub>2</sub>) is obtained after a delay of two clock cyles, (*i.e.*,  $\theta = 2$ ). Subsequently (PE<sub>1</sub>, PE<sub>2</sub>) execute 4 times in parallel to compute the samples of Row<sub>1</sub>. For Row<sub>2</sub> to Row<sub>7</sub>, all the PEs independently execute 4 times in parallel but in 3 pipelined batches (N = 3 as computed using Eq. (18)). Finally, for Row<sub>8</sub>, (PE<sub>3</sub>, PE<sub>4</sub>) again execute




Figure 8 Visualize the various parameters  $(N, n, \theta \text{ and } T_P)$  of Eqs. (17) and (20) on two stage pipleined deconvolution framework. T and D denote the clock cycles and the upsampling intervals, respectively.

Full-size  $\square$  DOI: 10.7717/peerjcs.973/fig-8

4 times in parallel. Substituting the execution cycles of PEs required to compute each row of the output along with N in Eq. (17), the computation time  $T_{CT}$  can be found. Thus, to upsample  $4 \times 4$  to  $8 \times 8$ ;  $T_{CT} = 20$  (i.e.,  $2 \times 4 + 3 \times 4 = 20$ ) clock cycles, and  $T_{total} = 22$  clock cycles. The upsampled outputs are temporarily stored in the FIFOs and after an initial delay of  $\beta$  + DCM<sub>delay</sub> clock cycles are read simultaneously by initiating the FIFO read signals as in Eqs. (12) to (15). The time-to-read ( $T_R$ ) the upsampled elements is  $2n \times 2n$  for an  $n \times n$  input since the upsampled elements are streamed in a systolic manner (1 output per clock cycle) in reference to the common clock.

# Computation time for the Pipelined architecture

The DCM allows separate read and write controls of the FIFOs and thus the upsampled elements of deconvolution accelerator can be readily streamed to the next stages:  $2n \times 2n$  to  $4n \times 4n$ ,  $4n \times 4n$  to  $8n \times 8n$  and so on to represent a pipelined architecture that is similar to the decoder module of the U-Net. The computation time for the pipelined (T<sub>P</sub>) deconvolution framework is given by

$$T_{P} = D \times (\beta + DCM_{delay}) + T_{R}, \tag{20}$$

where D denotes the number of upsampling intervals,  $T_R$  (time-to-read) is  $T_R = (2^{D \times n})^2$ ) and DCM<sub>delay</sub> = 3, and  $\beta$  is the delay before the read signal (Read) is asserted (refer to 'DCM of  $4 \times 4$  to  $8 \times 8$  deconvolution architecture'). To upsample  $32 \times 32$  to  $256 \times 256$  using  $K_{5 \times 5}$ ,  $T_P$  is computed by substituting D = 3,  $\beta + DCM_{delay} = 8$  ( $\beta = \theta + FIFO_{delay}$ ; refer to Table 9 for  $\theta$  and 'DCM of  $4 \times 4$  to  $8 \times 8$  deconvolution architecture' for FIFO<sub>delay</sub> and DCM<sub>delay</sub>, and  $T_R = 65536$  cycles ( $(2^3 \times 32)^2$ ) in Eq. (20)). Thus,  $T_p = 65560$  clock

Table 9 $\theta$ , $T_{CT}$	and <b>T</b> total for different kernel si	ze.		
Kernel size	Upsampling intervals	$\theta$ (cycles)	$T_{ct}$ (cycles)	$T_{total}$ (cycles)
	$4 \times 4 \rightarrow 8 \times 8$	2	20	22
$3 \times 3$	$32 \times 32 \rightarrow 64 \times 64$	2	1056	1058
	$64 \times 64 \rightarrow 128 \times 128$	2	4160	4162
	$128 \times 128 \rightarrow 256 \times 256$	2	16512	16514
	$4 \times 4 \rightarrow 8 \times 8$	3	20	23
$5 \times 5$	$32 \times 32 \rightarrow 64 \times 64$	3	1056	1059
	$64 \times 64 \rightarrow 128 \times 128$	3	4160	4163
	$128 \times 128 \rightarrow 256 \times 256$	3	16512	16515
	$4 \times 4 \rightarrow 8 \times 8$	3	20	23
$7 \times 7$	$32 \times 32 \rightarrow 64 \times 64$	3	1056	1059
	$64 \times 64 \rightarrow 128 \times 128$	3	4160	4163
	$128 \times 128 \rightarrow 256 \times 256$	3	16512	16515

cycles  $(3 \times 8 + (2^3 \times 32)^2)$ . Furthermore, for example, if a clock frequency of 50 MHz is considered, then the T<sub>P</sub> of the three-stage pipelined deconvolution module capable of upsampling  $32 \times 32$  to  $256 \times 256$  is 1310.84 µs  $(65542 \times 0.02$  µs), thus achieving a frame rate of 763 fps (frames per second). Figure 8 illustrates T<sub>P</sub> for a two stage pipelined deconvolution framework  $(n \times n \text{ to } 4n \times 4n)$ .

# Comparison of computation complexity of the proposed architecture with other deconvolution architectures

The total number of operation (multiplications and additions) required to complete the upsampling process represents the computation complexity of the model. For the proposed architecture the number of multipliers  $\mathsf{OP}_{\mathsf{mul}}$  and adders  $\mathsf{OP}_{\mathsf{add}}$  required to upsample  $n \times n$  to  $2n \times 2n$  using  $k \times k$  kernel are given by

$$\mathsf{OP}_{\mathsf{mul}} = [n \times k - \frac{1}{8}(k-1)^2 - \frac{1}{4}(k-1)]^2. \tag{21}$$

$$\mathsf{OP}_{\mathsf{add}} = [n \times k - \frac{1}{8}(k-1)^2 - \frac{1}{4}(k-1)]^2 - (2n)^2. \tag{22}$$

The total operations OP<sub>total</sub> is given by

$$\mathsf{OP}_{\mathsf{total}} = 2[n \times k - \frac{1}{8}(k-1)^2 - \frac{1}{4}(k-1)]^2 - 4n^2. \tag{23}$$

Table 10 shows the  $\mathsf{OP}_{\mathsf{mul}}$ ,  $\mathsf{OP}_{\mathsf{add}}$  and  $\mathsf{OP}_{\mathsf{total}}$  for various upsampling intervals and kernel sizes. When compared with existing architectures(refer to Table 10) where the total operations are computed using  $k^2n^2 + 2k(k-s)(n-s) + (k^2-s^2)(n-2)^2$  (for *Liu et al.* (2018)) and  $(2 \times k^2 - 1) \times n^2$  for (*Zhang et al.* (2017) and *Yan et al.* (2018)), the proposed deconvolution architecture reduces the required operations by a maximum of 20%. We attribute this reduction to the pipelined structure of the architecture which executes either 2 or 4 PEs in parallel per clock cycle to produce the interpolated outputs. Also, at any clock

Table 10 Comparision of total operation of *Liu et al.* (2018), *Zhang et al.* (2017) and *Yan et al.* (2018) with our method for different kernel size and upsampling intervals.

$k \times k$	$n \times n$	Method	$OP_{mul}$	$OP_add$	$OP_total$	% saving
		Zhang et al. (2017) and Yan et al. (2018)	9216	8192	17408	20%
	$32 \times 32$	Liu et al. (2018)	9216	7572	16788	17%
		our	9025	4929	13954	_
		Zhang et al. (2017) and Yan et al. (2018)	36864	32768	69632	19%
$3 \times 3$	$64 \times 64$	Liu et al. (2018)	36864	31508	68372	17%
		our	36481	20097	56578	_
		Zhang et al. (2017) and Yan et al. (2018)	147456	131072	278528	18%
	$128 \times 128$	Liu et al. (2018)	147456	128532	275988	17%
		our	146689	81153	227842	_
		Zhang et al. (2017) and Yan et al. (2018)	25600	24576	50176	10%
	$32 \times 32$	Liu et al. (2018)	25600	22840	48440	7%
		our	24649	20553	45202	_
		Zhang et al. (2017) and Yan et al. (2018)	102400	98304	200704	8%
$5 \times 5$	$64 \times 64$	Liu et al. (2018)	102400	94776	197176	8%
		our	100489	84105	184594	_
		Zhang et al. (2017) and Yan et al. (2018)	409600	393216	802816	7%
	$128 \times 128$	Liu et al. (2018)	409600	386104	795704	6%
		our	405769	340233	746002	_
		Zhang et al. (2017) and Yan et al. (2018)	50176	49152	99328	8%
	$32 \times 32$	Liu et al. (2018)	50176	45804	95980	5%
7×7		our	47524	43428	90952	_
		Zhang et al. (2017) and Yan et al. (2018)	200704	196608	397312	6%
	$64 \times 64$	Liu et al. (2018)	200704	189804	390508	4%
		our	195364	178980	374344	_
		Zhang et al. (2017) and Yan et al. (2018)	802816	786432	1589248	4%
	$128 \times 128$	Liu et al. (2018)	802816	772716	1575532	4%
		our	792100	726564	1518664	_

instance, the maximum number of multiplier employed by the accelerator using a kernel of size  $k \times k$  is  $k^2$ , which relates to the parallel execution of all PEs in a batch for rows 2 to 2n-1. Furthermore from Table 10, we observe a significant reduction in operations when  $3 \times 3$  kernel size is used for up-sampling which directly contributes to resource utilization.

We also compare our proposed architecture with other deconvolution architectures in terms of (i) total operations, (ii) clock cycles required to complete an upsampling interval, (iii) hardware usage, (iv) GOPS and (v) resource efficiency (GOPS/DSP). To have favourable comparison across all architectures, we compare a single deconvolution module based on fixed point representation capable of upsampling a  $128 \times 128$  input to  $256 \times 256$  using a  $5 \times 5$  kernel and Table 11 shows the results. Here GOPS, which denotes the processing performance of the model is computed using *Di et al.* (2020):

$$GOPS = \frac{OP_{total}}{T_{total} \times \frac{1}{Freq}},$$
(24)

Work	Di et al. (2020)	Liu et al. (2018)	Zhang et al. (2017)	Chang, Kang & Kang (2020)	Proposed	Proposed
Deconvolution Layer	128 to 256	128 to 256	128 to 256	128 to 256	128 to 256	32 to 256
Platform	ZCU102	XC7Z045	XC7Z020	XC7K410T	XC7Z020	XC7Z020
Precision (fixed point)	16 #	16 #	12 #	13 #	10    12	10    12
OP <sub>total</sub>	294912	259350	294912	1318212	227842	298374
$T_{total}$	20062	120909	31507	36864	16386	16390
Input Filpflops	49794	16384	16384	_	258	457
Output buffer	131072	147456	65536	_	65536	86016
Total of DSP usage	12 #	13 #	9 #	9 #	9	27
GOPS (Freq-MHz)*	2.94 #(200)	0.429 #(200)	0.936 #(100)	4.644 #(130)	2.781(200)	3.641(200)
Resource efficiency						
(GOPS/DSP)*	0.245 #	0.033 #	0.104 #	0.516 #	0.309	0.135
Power(W)	0.07	0.03	_	0.032	0.011	0.026
Maximum Frequency	200	200	100	130	200	200

#### Notes.


where Freq denotes the frequency. From Table 11, it is evident that the proposed architecture uses fewer operations and therefore less hardware resources to upsample. Furthermore, the proposed architecture produces the best resource efficiency of 0.309 GOPS/DSP at 200 MHz. The lowest clock cycles are required to upsample a  $128 \times 128$  input to  $256 \times 256$  across all considered architectures. We attribute the improvement to the hardware design which benefits in the reduction of operations and produces a maximum operations saving of 23% (by comparing the OPtotal of *Di et al.* (2020)) which directly relates to lower usage of the hardware resources. Furthermore, the proposed deconvolution accelerator achieves GOPS = 3.641 and GOPS/DSP = 0.135 for the pipelined architecture  $32 \times 32$  to  $256 \times 256$ .

# **Extension of the proposed Deconvolution Accelerator**

Although traditional U-Nets are based on  $3 \times 3$  (*Shvets & Iglovikov*, 2018) kernels, few architectures either employ  $5 \times 5$  (*Chang, Kang & Kang*, 2020) or  $7 \times 7$  (*Badrinarayanan, Kendall & Cipolla*, 2017) in their encoder–decoder pipeline. Thus, to allow reusability of the architecture, we present in Table A1, equations for different upsampling intervals for  $3 \times 3$ ,  $5 \times 5$  and  $7 \times 7$  kernels. The number of PEs are the same, but the length of the SR module and the FIFOs differ(refer to Table 3). Thus, by rewiring the inputs to the PEs, different upsampling intervals using different kernels sizes are obtained.

<sup>\*</sup> GOPS and GOPS/DSP are computed on single channel.

<sup>#</sup> Results obtained directly from the reference.






Figure 9 (A) (left) Hardware setup and (right) zoomed illurstation of  $32 \times 32$ ,  $64 \times 64$ ,  $128 \times 128$  and  $256 \times 256$ . (B) The block diagram of the hardware setup illurstaing the BROM, pipelined upsampling accelerators and display module.

Full-size DOI: 10.7717/peerjcs.973/fig-9

# HARDWARE IMPLEMENTATION OF THE UPSAMPLING PIPELINE

Figure 9A illustrates the upsampling pipleline where 32 × 32 random input is upsampled to 256 × 256 output using ZYNQ AX7020 FPGA board. Here to avoid computational overheads, the 8 bit 32 × 32 input was initialized in ROM, and systolically presented to the deconvolution accelerator pipeline as shown in Fig. 9B. The upsampling results for each layer (64 × 64 and 128 × 128) along with final 256 × 256 output is shown in the display screen (Fig. 9A). The complete upsampling pipeline required 131μs when executed at 50 MHz clock frequency. Here Xilinx IP cores, namely, Block ROM (https://docs.xilinx.com/v/u/Yy8V\_830YccMjYlS44XWXQ) and RGB to DVI Video Encoder (employing HDMI interface) (https://www.xilinx.com/support/documentation/application\_notes/xapp495\_S6TMDS\_Video\_Interface.pdf) were used for initialization of the inputs and display of the upsampled outputs.

# CONCLUSION

We present an FSC based systolic deconvolution architecture capable of upsampling  $n \times n$  input to  $2n \times 2n$  output using a  $k \times k$  kernel. The standalone (128 × 128 to 256 × 256) and the pipelined versions (32 × 32 to 256 × 256) implemented using 3 × 3 on a Xilinx XC7Z020

platform, achieved an overall performance and resource efficiency of 2.781 GOPS and 3.641 GOPS, 0.309 GOPS/DSP and 0.135 GOPS/DSP, respectively. When compared with other deconvolution architectures, the proposed architecture requires the least number of operations (with a saving of 23%) which results in lower usage of hardware. Furthermore, the high PNSR value demonstrates that the 10-bit upsampled results of deconvolution accelerator are comparable to IEEE double-precision outputs. In addition, the proposed architecture has a high scalability (the length of FIFOs and SR module change but number of PEs remain same) to suit different upsampling intervals.

# **APPENDIX**

Table A1 Appendix: Equations for extending the deconvolution accelerator different upsampling intervals ( $n \times n$  to  $2n \times 2n$  based different kernel sizes.

PE number	
	Equations of $3 \times 3$ kernel upsampling architecture
$PE_1$	$SR_1 \times K_5$
$PE_2$	$D_0 \times K_6 + SR_1 \times K_5$
$PE_3$	$SR_1 \times K_8 + SR_{n+1} \times K_2$
$PE_4$	$D_0 \times  K_9 + SR_1 \times  K_7 + SR_n \times  K_3 +$
	$SR_{n+1}  imes K_1$
	Equations of $5 \times 5$ kernel upsampling architecture
$PE_1$	$SR_{2n+2} \times K_1 + SR_{2n+1} \times K_3 + SR_{2n} \times K_5 +$
	$SR_{n+2} \times K_{11} + SR_{n+1} \times K_{13} + SR_{n} \times K_{15} +$
	$SR_2 \times  K_{21} + SR_1 \times  K_{23} + D_0 \times  K_{25}$
$PE_2$	$SR_{2n+1} \times K_2 + SR_{2n} \times K_4 + SR_{n+1} \times K_{12} +$
	$SR_n \times K_{14} + SR_1 \times K_{22} + D_0 \times K_{24}$
$PE_3$	$SR_{n+2} \times K_6 + SR_{n+1} \times K_8 + SR_n \times K_{10} +$
	$SR_2 \times  K_{16} + SR_1 \times  K_{18} + D_0 \times  K_{20}$
$PE_4$	$SR_{n+1} \times K_7 + SR_n \times K_9 + SR_1 \times K_{17} +$
	$D_0  imes K_{19}$
	Equations of $7 \times 7$ kernel upsampling architecture
$PE_1$	$SR_{2n+2} \times K_9 + SR_{2n+1} \times K_{11} + SR_{2n} \times K_{13} +$
	$SR_{n+2} \times K_{23} + SR_{n+1} \times K_{25} + SR_{n} \times K_{27} +$
	$SR_2 \times  K_{37} + SR_1 \times  K_{39} + D_0 \times  K_{41}$
$PE_2$	$SR_{2n+3} \times K_8 + SR_{2n+2} \times K_{10} + SR_{2n+1} \times K_{12} +$
	$SR_{2n} \times K_{14} + SR_{n+3} \times K_{22} + SR_{n+2} \times K_{26} +$
	$SR_{n+1} \times K_{24} + SR_n \times K_{28} + SR_3 \times K_{36} +$

(continued on next page)

#### Table A1 (continued)

PE number	
	$SR_2 \times K_{38} + SR_1 \times K_{40} + D_0 \times K_{42}$
$PE_3$	$SR_{3n+2} \times K_2 + SR_{3n+1} \times K_4 + SR_{3n} \times K_6 +$
	$SR_{2n+2} \times  K_{16} + SR_{2n+1} \times  K_{18} + SR_{2n} \times  K_{20} +$
	$SR_{n+2} \times K_{30} + SR_{n+1} \times K_{32} + SR_{n} \times K_{34} +$
	$SR_2 \times  K_{44} + SR_1 \times  K_{46} + D_0 \times  K_{48}$
$PE_4$	$D_0 \times K_{49} + SR_1 \times K_{47} + SR_2 \times K_{45} +$
	$SR_3 \times K_{43} + SR_n \times K_{35} + SR_{n+1} \times K_{33} +$
	$SR_{n+2} \times K_{31} + SR_{n+3} \times K_{29} + SR_{2n} \times K_{21} +$
	$SR_{2n+1} \times K_{19} + SR_{2n+2} \times K_{17} + SR_{2n+3} \times K_{15}$
	$SR_2 \times K_2 + SR_2 \times K_2 + SR_2 \times K_3 + SR_2 \times K_4$

The coefficients of each row of the kernel are appended and numbered in ascending order. Example.  $K_{n \times n}$  is  $K_1, K_2, K_2, \dots K_{n^2}$ 

# **ADDITIONAL INFORMATION AND DECLARATIONS**

# **Funding**

This research was financially supported by The Scientific Research Grant of Shantou University, China, (Grant No: NTF17016); the National Natural Science Foundation of China (No.82071992); Basic and Applied Basic Research Foundation of Guangdong Province [grant number 2020B1515120061]; National Key R&D Program of China [grant number 2020YFC0122103] and the Guangdong Province University Priority Field (Artificial Intelligence) Project [grant number 2019KZDZX1013]. The funders had no role in study design, data collection and analysis, decision to publish, or preparation of the manuscript.

# **Grant Disclosures**

The following grant information was disclosed by the authors:

The Scientific Research Grant of Shantou University, China: NTF17016.

National Natural Science Foundation of China: 82071992.

Basic and Applied Basic Research Foundation of Guangdong Province: 2020B1515120061. National Key R&D Program of China: 2020YFC0122103.

Guangdong Province University Priority Field (Artificial Intelligence) Project: 2019KZDZX1013.

# **Competing Interests**

The authors declare there are no competing interests.

#### **Author Contributions**

Alex Noel Joseph Raj conceived and designed the experiments, performed the
experiments, analyzed the data, performed the computation work, prepared figures
and/or tables, authored or reviewed drafts of the paper, and approved the final draft.

- Lianhong Cai conceived and designed the experiments, performed the experiments, analyzed the data, performed the computation work, prepared figures and/or tables, authored or reviewed drafts of the paper, and approved the final draft.
- Wei Li performed the experiments, analyzed the data, authored or reviewed drafts of the paper, and approved the final draft.
- Zhemin Zhuang analyzed the data, authored or reviewed drafts of the paper, and approved the final draft.
- Tardi Tjahjadi analyzed the data, authored or reviewed drafts of the paper, and approved the final draft.

# **Data Availability**

The following information was supplied regarding data availability:

The data and VIVADO files are available at Figshare and in the Supplemental Files: Joseph Raj, Alex Noel (2022): project\_4\_to\_8.zip. figshare. Software. https://doi.org/10.6084/m9.figshare.13668644.v2

Joseph Raj, Alex Noel (2022): matlab code. figshare. Software. https://doi.org/10.6084/m9.figshare.19387118.v2.

# **Supplemental Information**

Supplemental information for this article can be found online at http://dx.doi.org/10.7717/peerj-cs.973#supplemental-information.

# REFERENCES

- **Badrinarayanan V, Kendall A, Cipolla R. 2017.** SegNet: a deep convolutional encoder-decoder architecture for image segmentation. *IEEE Transactions on Pattern Analysis and Machine Intelligence* **39**:2481–2495 DOI 10.1109/TPAMI.2016.2644615.
- **Chang JW, Kang SJ. 2018.** Optimizing FPGA-based convolutional neural networks accelerator for image super-resolution. In: 2018 23rd Asia and south pacific design automation conference (ASP-DAC). 343–348 DOI 10.1109/ASPDAC.2018.8297347.
- Chang J-W, Kang K-W, Kang S-J. 2020. An energy-efficient FPGA-based deconvolutional neural networks accelerator for single image super-resolution. *IEEE Transactions on Circuits and Systems for Video Technology* 30:281–295 DOI 10.1109/TCSVT.2018.2888898.
- **Chen T, Du Z, Sun N, Wang J, Wu C, Chen Y, Temam O. 2014.** DianNao: a small-footprint high-throughput accelerator for ubiquitous machine-learning. In: *International conference on architectural support for programming languages and operating systems ASPLOS, volume 49.* 269–284 DOI 10.1145/2541940.2541967.
- **Di X, Yang H-G, Jia Y, Huang Z, Mao N. 2020.** Exploring efficient acceleration architecture for winograd-transformed transposed convolution of GANs on FPGAs. *Electronics* **9(2)**:286 DOI 10.3390/electronics9020286.
- **Dongseok I, Donghyeon H, Sungpill C, Sanghoon K, Hoi-Jun Y. 2019.** DT-CNN: dilated and transposed convolution neural network accelerator for real-time image

- segmentation on mobile devices. In: 2019 IEEE international symposium on circuits and systems (ISCAS).
- **Dumoulin V, Visin F. 2016.** A guide to convolution arithmetic for deep learning. ArXiv preprint. arXiv:1603.07285.
- Han S, Kang J, Mao H, Hu Y, Li X, Li Y, Xie D, Luo H, Yao S, Wang Y, Yang H, Dally WBJ. 2017. ESE: efficient speech recognition engine with sparse LSTM on FPGA. In: *Proceedings of the 2017 ACM/SIGDA international symposium on field-programmable gate arrays. FPGA '17.* New York, NY, USA: Association for Computing Machinery, 75–84 DOI 10.1145/3020078.3021745.
- He K, Zhang X, Ren S, Sun J. 2015. Delving deep into rectifiers: surpassing human-level performance on imagenet classification. In: 2015 IEEE international conference on computer vision (ICCV). Los Alamitos, CA, USA: IEEE Computer Society, 1026–1034 DOI 10.1109/ICCV.2015.123.
- **Lee YJ, Yoon J. 2010.** Nonlinear image upsampling method based on radial basis function interpolation. *IEEE Transactions on Image Processing* **19(10)**:2682–2692 DOI 10.1109/TIP.2010.2050108.
- **Liu S, Fan H, Niu X, Ng H-c, Chu Y, Luk W. 2018.** Optimizing CNN-based segmentation with deeply customized convolutional and deconvolutional architectures on FPGA. *ACM Transactions on Reconfigurable Technology and Systems* **11(3)**:1–22.
- **Liu B, Wang M, Foroosh H, Tappen M, Pensky M. 2015.** Sparse convolutional neural networks. In: *2015 IEEE conference on computer vision and pattern recognition (CVPR)*. Los Alamitos, CA, USA: IEEE Computer Society, 806–814 DOI 10.1109/CVPR.2015.7298681.
- **Lu L, Liang Y, Xiao Q, Yan S. 2020.** Evaluating fast algorithms for convolutional neural networks on FPGAs. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* **39(4)**:857–870 DOI 10.1109/TCAD.2019.2897701.
- Ma Y, Suda N, Cao Y, Seo J-S, Vrudhula S. 2016. Scalable and modularized RTL compilation of convolutional neural networks onto FPGA. In: 2016 26th international conference on field programmable logic and applications (FPL). 1–8 DOI 10.1109/FPL.2016.7577356.
- Rao K, Yip P, Rao KR, Rao KR. 1990. Discrete cosine transform: algorithms, advantages, applications. *Discrete Cosine Transform Algorithms Advantages Applications* 14(6):507–508.
- **Ronneberger O, Fischer P, Brox T. 2015.** U-Net: convolutional networks for biomedical image segmentation. In: *Medical image computing and computer-assisted intervention –MICCAI 2015.* Springer International Publishing, 234–241 DOI 10.1007/978-3-319-24574-4\_28.
- **Shelhamer E, Long J, Darrell T. 2016.** Fully convolutional networks for semantic segmentation. *IEEE Transactions on Pattern Analysis and Machine Intelligence* **39**:1–1 DOI 10.1109/TPAMI.2016.2572683.
- **Shi F, Li H, Gao Y, Kuschner B, Zhu S-C. 2019.** Sparse winograd convolutional neural networks on small-scale systolic arrays. In: *Proceedings of the 2019 ACM/SIGDA*

- *international symposium on field-programmable gate arrays. FPGA '19.* New York, NY, USA: Association for Computing Machinery, 118 DOI 10.1145/3289602.3293939.
- **Shvets A, Iglovikov V. 2018.** TernausNet: U-Net with VGG11 encoder pre-trained on imagenet for image segmentation. ArXiv preprint. arXiv:1801.05746.
- Yan J, Yin S, Tu F, Liu L, Wei S. 2018. GNA: reconfigurable and efficient architecture for generative network acceleration. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 37:2519–2529 DOI 10.1109/TCAD.2018.2857258.
- **Yazdanbakhsh A, Samadi K, Kim N, Esmaeilzadeh H. 2018.** GANAX: a unified MIMD-SIMD acceleration for generative adversarial networks. In: *2018 ACM/IEEE 45th annual international symposium on computer architecture (ISCA)*. 650–661 DOI 10.1109/ISCA.2018.00060.
- **Zhang X, Das S, Neopane O, Kreutz-Delgado K. 2017.** A design methodology for efficient implementation of deconvolutional neural networks on an FPGA. ArXiv preprint. arXiv:1705.02583.
- **Zhang C, Li P, Sun G, Guan Y, Xiao B, Cong J. 2015.** Optimizing FPGA-based accelerator design for deep convolutional neural networks. In: *Proceedings of the 2015 ACM/SIGDA international symposium on field-programmable gate arrays. FPGA '15.* New York, NY, USA: Association for Computing Machinery, 161–170 DOI 10.1145/2684746.2689060.