The Library
On the design procedure of the double pulse test rig for WBG devices
Tools
Karout, Mohammed Amer, Alatise, Olayiwola M., Ayala, Heaklig, Fisher, Craig A., Mawby, Philip. A. and Taha, Mohamed (2023) On the design procedure of the double pulse test rig for WBG devices. In: 2023 IEEE Conference on Power Electronics and Renewable Energy (CPERE), Luxor, Egypt, 19-21 Feb 2023. Published in: 2023 IEEE Conference on Power Electronics and Renewable Energy (CPERE) ISBN 9781665452335. doi:10.1109/cpere56564.2023.10119544
Research output not available from this repository.
Request-a-Copy directly from author or use local Library Get it For Me service.
Official URL: https://doi.org/10.1109/cpere56564.2023.10119544
Abstract
In this paper, the design and extensive analysis of an advanced test rig for double pulse tests (DPT) is presented. Unlike the simplistic analysis that is usually done whilst designing a DPT circuit, in this work, the analysis critically considers the effects of parasitics in the capacitor, inductor, PCB fixtures, and the device under test (DUT), to attain the highest measurements accuracy. The model for the proposed system is simulated using a SPICE simulation tool, which considers all the parasitics and demonstrates the feasibility of optimizing the design parameters. Then, the physical test rig is implemented following the proposed approach to reduce the parasitic inductance between the DC-link capacitors and the fixture. The rig is designed to be flexible, where different fixtures with low parasitics can be used to connect discrete and module DUTs. The measurement circuitry is carefully optimised, to provide the ability of capturing the high dI/dt and dV/dt of wide bandgap (WBG) devices. The system can also provide temperature control via a heater and a temperature controller, so the variation of switching losses with junction temperature can be assessed. The results validate the feasibility of the design, where low ringing and low voltage overshoot in the waveforms have been obtained, easing the switching losses calculations, even with low gate resistors. Finally, a 1. 2kV/90 A rated silicon carbide device has been tested, and its switching energy has been evaluated at different junction temperatures to demonstrate the capabilities of the system.
Item Type: | Conference Item (Paper) | ||||
---|---|---|---|---|---|
Divisions: | Faculty of Science, Engineering and Medicine > Engineering > Engineering | ||||
SWORD Depositor: | Library Publications Router | ||||
Journal or Publication Title: | 2023 IEEE Conference on Power Electronics and Renewable Energy (CPERE) | ||||
Publisher: | IEEE | ||||
ISBN: | 9781665452335 | ||||
Official Date: | 11 May 2023 | ||||
Dates: |
|
||||
DOI: | 10.1109/cpere56564.2023.10119544 | ||||
Status: | Peer Reviewed | ||||
Publication Status: | Published | ||||
Access rights to Published version: | Restricted or Subscription Access | ||||
Conference Paper Type: | Paper | ||||
Title of Event: | 2023 IEEE Conference on Power Electronics and Renewable Energy (CPERE) | ||||
Type of Event: | Conference | ||||
Location of Event: | Luxor, Egypt | ||||
Date(s) of Event: | 19-21 Feb 2023 |
Request changes or add full text files to a record
Repository staff actions (login required)
View Item |