

University of Warwick institutional repository: http://go.warwick.ac.uk/wrap

This paper is made available online in accordance with publisher policies. Please scroll down to view the document itself. Please refer to the repository record for this item and our policy information available from the repository home page for further information.

To see the final version of this paper please visit the publisher's website. Access to the published version may require a subscription.

Author(s): Olayiwola M. Alatise, Sarah H. Olsen, Anthony G. O'Neill, Prashant Majhi

Article Title: Improved self-gain in deep submicrometer strained silicon–germanium pMOSFETs with HfSiOx/TiSiN gate stacks Year of publication: 2010

Link to published article:

http://dx.doi.org/10.1016/j.mee.2010.02.002

Publisher statement: "NOTICE: this is the author's version of a work that was accepted for publication in Microelectronic Engineering. Changes resulting from the publishing process, such as peer review, editing, corrections, structural formatting, and other quality control mechanisms may not be reflected in this document. Changes may have been made to this work since it was submitted for publication. A definitive version was subsequently published in Microelectronic Engineering, VOL87, ISSUE11, November2010, DOI: 10.1016/j.mee.2010.02.002

Improved Self Gain in Deep Submicrometer Strained Silicon-Germanium P-MOSFETs with HfSiO_x/TiSiN Gate Stacks

¹O. M. Alatise, ¹S.H. Olsen, ¹A.G. O'Neill and ²P. Majhi

¹ School of Electrical, Electronic and Computer Engineering, Newcastle University, Newcastle upon Tyne, NE1 7RU, UK

² SEMATECH 2706 Montopolis Drive, Austin, Texas, 78741, USA

School of Electrical, Electronic and Computer Engineering,

Newcastle University

Merz Court, Newcastle upon Tyne, NE1 7RU, UK

E-mail: M.O.Alatise@newcastle.ac.uk

Tel: +44-(0)191-222-7595

Fax: + 44-(0)191-222-8180

Abstract- The self-gain of surface channel compressively strained SiGe pMOSFETs with HfSiO_x/TiSiN gate stacks is investigated for a range of gate lengths down to 55 nm. There is 125% and 700% enhancement in the self-gain of SiGe pMOSFETs compared with the Si control at 100 nm and 55 nm lithographic gate lengths respectively. This improvement in the self-gain of the SiGe devices is due to 75% hole mobility enhancement compared with the Si control and improved electrostatic integrity in the SiGe devices due to less boron diffusion into the channel. 55 nm gate length SiGe pMOSFETs show 50% less drain induced barrier lowering compared with the Si control devices. Electrical measurements show that the SiGe devices have larger effective channel lengths. It is shown that the enhancement in the self-gain of the SiGe devices as the gate length is reduced thereby making SiGe pMOSFETs with HfSiO_x/TiSiN gate stacks an excellent candidate for analog/mixed-signal applications.

Index Terms- compressively strained SiGe, high K, metal gates, mixed signal, self gain.

I. INTRODUCTION

There has been a lot of focus on the device performance of SiGe pMOSFETs with high-k/metal gate stacks from the perspective of digital metrics [1-4], however, there has been very little attention on the self-gain of such devices. Lindgeren et al [5] reported compressively strained SiGe pMOSFETs with 30% enhancement in the self gain due to mobility enhancement compared with the Si control device, however 0.3 µm gate length devices with poly gates and silicon dioxide gate dielectrics were used. For CMOS implementation in mixed-signal applications, it is important for the self-gain of highly scaled devices in advanced technology nodes to be evaluated. The self-gain (A_V) , which is the ratio of the transconductance (g_m) to the drain conductance (g_{DS}) , is an important metric used by the international technology roadmap for semiconductors (ITRS) to monitor the performance capability of CMOS devices in analog/mixed signal applications. The ITRS performance projections of analog MOSFETs describe analog speed and precision MOSFETs which are required to have five times $(5L_{Gmin})$ and ten times $(10L_{Gmin})$ the gate length of the minimum CMOS feature in the technology node [6]. These are called non-minimum length (NML) MOSFETs designed for higher gain and better low frequency amplification. In this letter, the self gain of SiGe pMOSFETs with HfSiO_x/TiSiN gate stacks suitable for use as NML devices in 22 nm technology nodes is reported as well as high speed 55 nm devices with cut-off frequencies over 100 GHz. It is shown that mobility enhancement boosts on-state performance (by increasing g_m) and that the electrostatic integrity is improved (reduced g_{DS}) by suppressed boron diffusion due to compressive strain.

II. DEVICE FABRICATION

The strained SiGe pMOSFETs under investigation are surface channel devices with approximately 40 nm of compressively strained Si_{0.77}Ge_{0.23} epitaxially deposited on the active areas. The SiGe surface was passivated by rapid thermal nitridation before depositing HfSiO_x by atomic layer deposition, resulting in an effective oxide thickness of 1.3 nm. A TiSiN layer was formed by sputtering before the gates were defined by photolithography. A range of gate lengths from 1 μ m to 55 nm was etched after which halo and junction implantation is performed. Details of the fabrication process are given elsewhere [7]. Si control pMOSFETs were co-fabricated under the same processing conditions. Fig.1 shows a cross sectional TEM image of a strained SiGe pMOSFETs.

III. ELECTRICAL RESULTS AND DISCUSSION

MOSFET scaling boosts the cut-off frequency (f_i) but degrades the self-gain. The MOSFET cut-off frequency increases as the gate length (L_G) is reduced whereas the self-gain reduces with L_G due to drain induced barrier lowering (DIBL) [8]. As the MOSFET L_G is scaled, there is an increase in the drain conductance (g_{DS}) due to short channel effects like DIBL, channel length modulation and substrate-current induced body effect [8]. Fig. 2 shows the impact of scaling on the cut-off frequency and the self-gain in the SiGe pMOSFETs with HfSiO_x/TiSiN gate stacks. The cut-off frequency (f_t) is calculated from the gate transfer characteristics (I_{DS} Vs V_{GS}) as $f_t=g_m/2\pi C_{OX}$ whereas the self-gain (A_V) is calculated from differential I_{DS} Vs V_{GS} measurements as $A_V=g_m/g_{DS}$. C_{OX} is the gate dielectric capacitance density. It can be seen from Fig. 2 that as L_G is reduced from 500 nm to 55 nm, the maximum f_t is increased from 3.5 GHz to 100 GHz and the maximum self-gain reduces from 200 to 6. Fig. 3 shows the self-gain of the Si and SiGe devices as functions of L_G in comparison with the ITRS requirements. The self-gain is measured at a gate voltage overdrive of 200 mV (V_{GS} - V_{TH} =200 mV where V_{TH} is the threshold voltage) and a V_{DS} of 0.5 V so as to enable comparison with the near term projections for self-gain in the ITRS analog and mixed signal guide [6]. The short channel strained SiGe devices performed significantly better with the gain enhancement compared with the Si control increasing as the gate length is reduced. The self-gain enhancement of the SiGe device compared with the Si control device is 125% and 700% at 100 nm and 55 nm L_G respectively. Fig. 4 shows the percentage enhancement in the self-gain of the SiGe device compared with the Si control device as a function of the L_G . Unlike most performance enhancement metrics, the enhancement in the self-gain increases as L_G is reduced which is very encouraging for the implementation of such devices in mixed-signal RFCMOS.

The improved mixed-signal performance of the strained SiGe devices is due to two factors. These are the improved on-state performance due to hole mobility enhancement from compressive strain and the improved electrostatic integrity from lower subthreshold drain conductance. The effective mobility (μ_{EFF}) was extracted from the 1 µm gate length and 10 µm gate width pMOSFETs using the split CV technique. Fig. 5(a) shows μ_{EFF} as a function of the effective field where it can be seen that μ_{EFF} is 75% higher for the strained SiGe pMOSFETs at a vertical effective field (E_{EFF}) of 1 MV.cm⁻¹. Fig. 5(b) shows the percentage mobility enhancement of the SiGe device compared with the Si control at an E_{EFF} of 1 MV.cm⁻¹ for different devices reported in the literature [2, 9-14]. It can be seen from Fig. 5(b) that the mobility enhancement of 75% reported here is optimum for 23% Ge content.

The self-gain can be expressed as the product of the transconductance-efficiency (g_m/I_{DS}) and the Early voltage $(V_{EA}=I_{DS}/g_{DS})$ [15]. The Early voltage (V_{EA}) is a measure of electrostatic integrity and is inversely related to drain induced barrier lowering (DIBL). It was shown by Huang et al [8] that DIBL is related to the effective channel length (L_{EFF}) through a negative exponential, hence DIBL increases rapidly as L_{EFF} is reduced. The parameter L_{EFF} is

the difference between the lithographic gate length (L_G) and the dopant out-diffusion length (ΔL) [16] which in turn dependent on the diffusivity of the junction dopant (boron for pMOSFETs) in the semiconductor. Boron is known to have a suppressed diffusivity in compressively strained SiGe [17-19], hence the L_{EFF} is expected to be longer in the SiGe devices due to less lateral diffusion of the junction implants into the channel. To verify this, L_{EFF} of the devices were extracted using the shift and ratio method [20]. The L_{EFF} extracted for the 100 nm gate length Si and SiGe device was 65 nm and 90 nm respectively. The larger L_{EFF} in the SiGe device results in higher V_{EA} and output resistance [8]. Fig. 6 shows V_{EA} as a function of I_{DS} for the 100 nm and 250 nm strained SiGe and Si control devices. At an I_{DS} of $V_{GS}-V_{TH}=200 \text{ mV}$, there is 150% and 200% enhancement in the V_{EA} of the SiGe device compared with the Si control at L_G =250 nm and 100 nm respectively. The electrostatic integrity of the devices is measured by extracting DIBL. Fig. 7 shows DIBL as a function of the L_{EFF} for the Si and SiGe devices. The percentage reduction of DIBL in the strained SiGe pMOSFET compared with the Si control device increases from 5% at 1 μ m L_G to 50% at 55 nm L_G . Reduced electrostatic integrity in short channel devices can also result from sub-surface punch-through i.e. subthreshold drain conductance occurring beneath the channel. Sub-surface punch-through is also likely to be reduced in the strained SiGe devices compared with the Si control because sub-surface boron diffusion will be less in the strained SiGe device. Hence, similar to the self-gain, as the devices are scaled, the improved DIBL in the strained SiGe device compared with the Si control becomes more evident. Improved electrostatic integrity in the short channel SiGe devices correlates with improved self-gain.

The increasing performance enhancement in the self-gain of the SiGe device as L_G is reduced is due to two mechanisms. At long gate lengths, the self-gain enhancement is due to higher g_m from enhanced hole mobility and at short gate lengths the self-gain enhancement is due to both higher g_m and lower g_{DS} . These results show that highly scaled SiGe pMOSFETs have good analog potential, which is promising for analog/mixed-signal applications implemented in deep submicrometer CMOS technology.

IV. CONCLUSION

SiGe pMOSFETs with HfSiO_x/TiSiN gate stacks exhibit 125% and 700% enhancement in the self gain compared with the Si control devices at 100 nm and 55 nm gate length respectively. The enhancement in self-gain is due to 75% mobility enhancement from compressive strain and better electrostatic integrity in the SiGe devices. Electrical measurements show smaller effective channel length in the Si control devices and higher Early voltage in the SiGe devices. Lower boron diffusion in compressively strained SiGe reduces the lateral diffusion of the junction implants and mitigates against sub-surface punch-through and DIBL. SiGe pMOSFETs with HfSiO_x/TiSiN gate stacks show good prospects for high performance analog-mixed signal CMOS technologies.

REFERENCES

- [1] P. Majhi, P. Kalra, R. Harris, K. Choi, D. Heh, J. Oh, D. Kelly, R. Choi, B. Cho, S. Banerjee, W. Tsai, H. Tseng, and R. Jammy, "Demonstration of high performance PMOSFETs Using Si-SiGe-Si quantum wells with high-k/metal gate stacks," *IEEE Electron Device Lett.*, vol. 29, pp. 99-101, 2008.
- [2] Z. Shi, D. Onsongo, K. Onishi, J. Lee, and S. Banerjee, "Mobility enhancement in surface channel SiGe PMOSFETs With HfO₂ gate dielectrics," *IEEE Electron Device Lett.*, vol. 24, pp. 34-36, 2003.
- [3] O. Weber, J. Damlencourt, F. Andrieu, and F. Ducroquet, "Fabrication and mobility characterisitics of SiGe surface channel pMOSFETs with HfO₂/TiN gate stack," *IEEE Trans. Electron Devices*, vol. 53, pp. 449-456, 2006.
- [4] H Harris, P Kalra, P Majhi, M Hussain, D Kelly, J Oh, D He, C Smith, J Barnett, P Kirsch, G Gebara, J Jur, T Ma, G Sung, S Thompson, B Lee, H Tseng, and R. Jammy, "Band engineered low PMOS Vt with high-k/metal gate featured in a dual channel CMOS integration scheme," *in symp. on VLSI Tech. Dig.*, pp. 154-155, 2007.
- [5] A. Lindgren, P. Hellberg, M. Haartman, D. Wu, C. Menon, S. Zhang, and M. Ostling, "Enhanced intrinsic gain of pMOSFETs with SiGe channel," *in Proc. ESSDERC*, pp. 175-178, 2002.
- [6] ITRS, "Radio Frequency and Analog/Mixed Signal Technologies for Wireless Communications," *ITRS*, pp. 7-10, 2003.
- [7] O. M. Alatise, S. H. Olsen, N. E. B. Cowern, A. G. O'Neill, and P. Majhi, "Performance Enhancements in Scaled Strained SiGe pMOSFETs with HfSiO_X/TiSiN Gate Stacks," *IEEE Trans. Electron Devices*, vol. (in print), 2009.
- [8] J Huang, Z Liu, M Jeng, P Ko, and C. Hu, "A physical model for MOSFET output resistance," *in IEDM Tech. Dig.*, pp. 569-572, 1992.
- [9] S. Yu, J. Jung, J. Hoyt, and D. Antoniadis, "Strained Si Strained SiGe Dual Channel Layer Structure as CMOS Substrate for Single Workfunction Metal Technology," *IEEE Electron Device Letters*, vol. 25, pp. 402-404, 2004.
- [10] M. Temple, D. Paul, Y. Tang, A. Waite, C. Cerrina, A. Evans, X. Li, J. Zhang, S. Olsen, and A. O. Neill, "Compressively Strained buried channel SiGe pMOSFETs," *IEEE Trans. Elect. Devices*, 2004.
- [11] M. Shima, T. Ueno, T. Kumise, H. Shido, Y. Sakuma, and S. Nakamura, "<100> Channel Strained SiGe pMOSFET with Enhanced Hole Mobility and Lower Parasitic Resistance," *Symposium on VLSI Technology Digest of Technical Papers*, pp. 94-95, 2002.
- [12] O. Mironov, M. Myronov, M. Durov, S. Leadley, D. Hackbarth, T. Hock, H. Herzog, U. Konig, H. Kanel, E. Parker, and T. Whall, "P-Si_{0.3}Ge_{0.7} and p-Si_{0.2}Ge_{0.8} MOSFETs of enhanced performance," *In Proc. ESSDERC*, pp. 557-560, 2003.
- [13] S. Suthram, P. Majhi, G. Sun, P. Kalra, H. Harris, K. Choi, D. Heh, D. Oh, D. Kelly, R. Choi, B. Cho, M. Hussain, C. Smith, S. Banerjee, W. Tsai, S. Thompson, H. Tseng, and R. Jammy, "High Performance pMOSFETs using Si/Si1-xGex/Si Quantum Wells with High-k/Metal Gate Stacks and Additive Uniaxial Strain for 22 nm Technology Node," *In IEDM Tech. Dig.*, pp. 727-730, 2007.
- [14] T. Tezuka, N. Sugiyama, T. Mizuno, and S. Takagi, "Ultrathin body SiGe on insulator pMOSFETs with high mobility SiGe surface channels," *IEEE Trans. Electron Devices*, vol. 50, pp. 1328-1333, 2003.
- [15] J. Colinge, "Fully depleted SOI CMOS for analog applications," *IEEE Trans. Electron Devices*, vol. 45, pp. 1010-1016, 1998.
- [16] Y Taur, D Zicherman, D Lombardi, P restle, C Hsu, H Hanafi, M Wordeman, B Davari, and G. Shahidi, "A new "Shift and Ratio" method for MOSFET channel length extraction," *IEEE Electron Device Lett.*, vol. 13, pp. 267-269, 1992.
- [17] N Zangenberg, J Pedersen, J Hansen, and N. Larsen, "Boron and phosphorus diffusion in strained and relaxed Si and SiGe," *J. Appl. Phys.*, vol. 94, pp. 3883-3890, 2003.
- [18] N Moriya, L Feldman, H Luftman, C King, J Bevk, and B. Freer, "Boron Diffusion in Strained SiGe Epitaxial Layers," *Physical Review Letters*, vol. 71, pp. 883-886, 1993.
- [19] N Cowern, P Zalm, P Van der Sluis, D Gravesteijn, and W. Boer, "Diffusion in strained Si(Ge)," *Phys. Rev. Lett.*, vol. 72, pp. 2585-2588, 1994.
- [20] Y. Taur, "MOSFET channel length: extraction and interpretation," *IEEE Trans. Electron Devices*, vol. 47, pp. 160-169, 2000.



Fig. 1. TEM images of a 70 nm strained SiGe device and the corresponding gate stack/channel.



Fig. 2. The self-gain (A_V) as a function of the cut-off frequency (f_t) for different gate length strained SiGe pMOSFETs. The self-gain reduces as the gate length reduces and the cut-off frequency increases as the gate length reduces.



Fig. 3. The self-gain as a function of the lithographic gate channel length for the Si and SiGe devices. The self-gain is measured at $V_{GS}-V_{TH}=200 \text{ mV}$ and $V_{DS}=0.5 \text{ V}$. The enhancement in the self-gain of the SiGe device over the Si control increases as the gate length reduces.



Fig. 4. The percentage enhancement in the self-gain of the SiGe devices compared with the Si control as a function of the lithographic gate length. The impact of scaling on the strain-induced gain enhancement is positive.



Fig. 5(a). Effective hole mobility determined by gate-channel capacitances and drain conductance measurements. Hole mobility is increased by 80% compared with the Si control device and by 60% compared with the universal mobility curve at 1 MV.cm⁻¹.



Fig. 5(b). The maximum hole mobility enhancement compared with the Si control for various germanium percentages reported in literature. The 80% hole mobility enhancement demonstrated by the devices here is high for the 23% germanium compared with what has previously been reported.



Fig. 6. The Early voltage as a function of the drain current at a drain voltage of 1 V for the 100 nm and 250 nm Si control and SiGe devices. There is enhancement in the Early voltage of the SiGe device compared with the Si control over a wide range of drain currents.



Fig. 7. DIBL as a function of the effective channel length for the Si and SiGe devices. SiGe devices show less DIBL which is consistent with larger self gain.

Fig. 1. TEM images of a 70 nm strained SiGe device and the corresponding gate stack/channel.

Fig. 2. The self-gain as a function of the cut-off frequency for different gate length strained SiGe pMOSFETs. The self-gain reduces as the gate length reduces and the cut-off frequency increases as the gate length reduces.

Fig. 3. The self-gain as a function of the lithographic gate channel length for the Si and SiGe devices. The self-gain is measured at $V_{GS}-V_{TH}=200$ mV and $V_{DS}=0.5$ V. The enhancement in the self-gain of the SiGe device over the Si control increases as the gate length reduces.

Fig. 4. The percentage enhancement in the self-gain of the SiGe devices compared with the Si control as a function of the lithographic gate length. The impact of scaling on the strain-induced gain enhancement is positive.

Fig. 5(a). Effective hole mobility determined by gate-channel capacitances and drain conductance measurements. Hole mobility is increased by 80% compared with the Si control device and by 60% compared with the universal mobility curve at 1 MV.cm⁻¹.

Fig. 5(b). The maximum hole mobility enhancement compared with the Si control for various germanium percentages reported in literature. The 80% hole mobility enhancement demonstrated by the devices here is high for the 23% germanium compared with what has previously been reported.

Fig. 6. The Early voltage as a function of the drain current at a drain voltage of 1 V for the

100 nm and 250 nm Si control and SiGe devices. There is enhancement in the Early voltage of the SiGe device compared with the Si control over a wide range of drain currents.

Fig. 7. DIBL as a function of the effective channel length for the Si and SiGe devices. SiGe devices show less DIBL which is consistent with larger self gain.