
The Library
Browse by Warwick Author
![]() | Up a level |
Number of items: 7.
Chakrapani Rao, Arun, Raouf, A, Dhadyalla, Gunwant and Pasupuleti, Vijay S. (2018) Mutation testing based evaluation of formal verification tools. In: Fourth International Conference on Dependable Systems and Their Applications, Beijing, 31 Oct - 01 Nov 2017. Published in: 2017 International Conference on Dependable Systems and Their Applications (DSA) ISBN 9781538636916. doi:10.1109/DSA.2017.10
Krishnan, Padmanabhan, Venkatesh, R., Bokil, Prasad, Muske, Tukaram and Pasupuleti, Vijay Suman (2012) Effectiveness of random testing of embedded systems. In: 2012 45th Hawaii International Conference onSystem Science (HICSS), Maui, Hawaii, 4-7 Jan 2012 pp. 5556-5563. ISBN 9781457719257. doi:10.1109/HICSS.2012.233
Pasupuleti, Vijay S., Muske, Tukaram, Bokil, Prasad, Shrotri, Ulka and Venkatesh, R. (2010) Masking boundary value coverage : effectiveness and efficiency. In: Bottaci , Leonardo and Fraser , Gordon , (eds.) Testing – Practice and Research Techniques : 5th International Academic and Industrial Conference, TAIC PART 2010, Windsor, UK, September 3-5, 2010. Proceedings. Lecture Notes in Computer Science, 6303 . Berlin Heidelberg: Springer , pp. 8-22. ISBN 9783642155840
Pasupuleti, Vijay S. and Pandya, Paritosh K. (2009) Determinization and expressiveness of integer reset timed automata with silent transitions. In: Third International Conference, LATA 2009, Tarragona, Spain, 2-8 Apr 2009. Published in: Language and Automata Theory and Applications, 5457 pp. 728-739. doi:10.1007/978-3-642-00982-2_62 ISSN 0302-9743.
Mohalik, Swarup, Rajeev, A. C., Dixit, Manoj G., Ramesh, S., Pasupuleti, Vijay S., Pandya, Paritosh K. and Jiang, Shengbing (2008) Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts. In: 45th annual Design Automation Conference, Anaheim, CA, USA. Published in: Proceedings of the 45th annual Design Automation Conference pp. 296-299. ISBN 9781605581156. doi:10.1145/1391469.1391544
Pasupuleti, Vijay S. and Pandya, Paritosh K. (2008) Timed and hybrid automata in SAL. In: 10th International Symposium on Symbolic and Numeric Algorithms for Scientific Computing, Timisoara, Romania, 26-29 Sep 2008. Published in: 10th International Symposium on Symbolic and Numeric Algorithms for Scientific Computing, 2008. SYNASC '08. pp. 480-486. doi:10.1109/SYNASC.2008.9
Pasupuleti, Vijay S., Pandyai, Paritosh K., Krishna, Shankara Narayanan and Manasa, Lakshmi (2008) Timed automata with integer resets : language Inclusion and Expressiveness. In: 6th International Conference, FORMATS 2008, Malo, France, 15-17 Sep 2008. Published in: Formal Modeling and Analysis of Timed Systems, 5215 pp. 78-92. ISBN 9783540857778. doi:10.1007/978-3-540-85778-5_7 ISSN 0302-9743.
This list was generated on Mon Mar 20 18:12:55 2023 GMT.